AIX 5L for POWER-based Systems

$\overline{\overline{\underline{\underline{\underline{B}}}} \overline{\underline{\underline{\underline{\underline{\underline{C}}}}}} \overline{\underline{\underline{\underline{\theta}}}}}$

Assembler Language Reference

AIX 5L for POWER-based Systems

$\overline{\overline{\underline{\underline{\underline{B}}}} \overline{\underline{\underline{\underline{\underline{\underline{C}}}}}} \overline{\underline{\underline{\underline{\theta}}}}}$

Assembler Language Reference

## Second Edition (April 2001)

Before using the information in this book, read the general information in Notices.
This edition applies to AIX 5L Version 5.1 and to all subsequent releases of this product until otherwise indicated in new editions.

A reader's comment form is provided at the back of this publication. If the form has been removed, address comments to Publications Department, Internal Zip 9561, 11400 Burnet Road, Austin, Texas 78758-3493. To send comments electronically, use this commercial Internet address: aix6kpub@austin.ibm.com. Any information that you supply may be used without incurring any obligation to you.
© Copyright International Business Machines Corporation 1997, 2001. All rights reserved.
US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

## Contents

About This Book ..... xi
Who Should Use This Book ..... xi
Highlighting ..... xi
ISO 9000 ..... xi
Related Publications. ..... xi
Trademarks ..... xi
Chapter 1. Assembler Overview ..... 1
Features of the Assembler Prior to this Version ..... 1
Features of the AIX Version 4 Assembler ..... 1
Assembler Installation ..... 9
Chapter 2. Processing and Storage ..... 11
Related Information ..... 11
POWER family and PowerPC Architecture Overview ..... 11
Branch Processor ..... 19
Fixed-Point Processor ..... 20
Floating-Point Processor ..... 24
Chapter 3. Syntax and Semantics ..... 27
Character Set ..... 27
Reserved Words ..... 27
Line Format ..... 28
Statements ..... 28
Symbols ..... 30
Constants ..... 33
Operators ..... 36
Expressions ..... 37
Chapter 4. Addressing ..... 45
Absolute Addressing ..... 45
Absolute Immediate Addressing ..... 45
Relative Immediate Addressing ..... 45
Explicit-Based Addressing ..... 45
Implicit-Based Addressing ..... 46
Location Counter ..... 47
Chapter 5. Assembling and Linking a Program ..... 49
Assembling and Linking a Program ..... 49
Understanding Assembler Passes ..... 53
Interpreting an Assembler Listing ..... 54
Interpreting a Symbol Cross-Reference ..... 58
Subroutine Linkage Convention ..... 59
Understanding and Programming the TOC ..... 77
Running a Program ..... 82
Chapter 6. Extended Instruction Mnemonics ..... 83
Extended Mnemonics of Branch Instructions ..... 83
Extended Mnemonics of Condition Register Logical Instructions ..... 90
Extended Mnemonics of Fixed-Point Arithmetic Instructions ..... 91
Extended Mnemonics of Fixed-Point Compare Instructions ..... 91
Extended Mnemonics of Fixed-Point Load Instructions ..... 92
Extended Mnemonics of Fixed-Point Logical Instructions ..... 92
Extended Mnemonics of Fixed-Point Trap Instructions ..... 93
Extended Mnemonic mtcr for Moving to the Condition Register. ..... 94
Extended Mnemonics of Moving from or to Special-Purpose Registers ..... 94
Extended Mnemonics of 32-bit Fixed-Point Rotate and Shift Instructions ..... 98
Extended Mnemonics of 64-bit Fixed-Point Rotate and Shift Instructions ..... 101
Chapter 7. Migrating Source Programs ..... 105
Functional Differences for POWER family and PowerPC Instructions ..... 105
Differences between POWER family and PowerPC Instructions with the Same Op Code ..... 106
Extended Mnemonics Changes ..... 108
POWER family Instructions Deleted from PowerPC ..... 110
New PowerPC Instructions. ..... 111
Instructions Available Only for the PowerPC 601 RISC Microprocessor ..... 111
Migration of Branch Conditional Statements with No Separator after Mnemonic ..... 111
Chapter 8. Instruction Set ..... 113
abs (Absolute) Instruction ..... 113
add (Add) or cax (Compute Address) Instruction. ..... 114
addc or a (Add Carrying) Instruction ..... 116
adde or ae (Add Extended) Instruction ..... 118
addi (Add Immediate) or cal (Compute Address Lower) Instruction ..... 120
addic or ai (Add Immediate Carrying) Instruction ..... 121
addic. or ai. (Add Immediate Carrying and Record) Instruction ..... 122
addis or cau (Add Immediate Shifted) Instruction ..... 123
addme or ame (Add to Minus One Extended) Instruction ..... 125
addze or aze (Add to Zero Extended) Instruction ..... 127
and (AND) Instruction ..... 128
andc (AND with Complement) Instruction ..... 130
andi. or andil. (AND Immediate) Instruction ..... 131
andis. or andiu. (AND Immediate Shifted) Instruction ..... 132
b (Branch) Instruction ..... 133
bc (Branch Conditional) Instruction. ..... 134
bcctr or bcc (Branch Conditional to Count Register) Instruction ..... 136
bclr or bcr (Branch Conditional Link Register) Instruction ..... 138
clcs (Cache Line Compute Size) Instruction ..... 140
clf (Cache Line Flush) Instruction ..... 141
cli (Cache Line Invalidate) Instruction. ..... 143
cmp (Compare) Instruction ..... 144
cmpi (Compare Immediate) Instruction ..... 146
cmpl (Compare Logical) Instruction ..... 147
cmpli (Compare Logical Immediate) Instruction ..... 148
cntlzd (Count Leading Zeros Double Word) Instruction ..... 149
cntlzw or cntlz (Count Leading Zeros Word) Instruction ..... 150
crand (Condition Register AND) Instruction ..... 151
crandc (Condition Register AND with Complement) Instruction ..... 152
creqv (Condition Register Equivalent) Instruction ..... 153
crnand (Condition Register NAND) Instruction ..... 154
crnor (Condition Register NOR) Instruction. ..... 155
cror (Condition Register OR) Instruction ..... 156
crorc (Condition Register OR with Complement) Instruction ..... 157
crxor (Condition Register XOR) Instruction. ..... 158
dcbf (Data Cache Block Flush) Instruction ..... 159
dcbi (Data Cache Block Invalidate) Instruction ..... 160
dcbst (Data Cache Block Store) Instruction ..... 161
dcbt (Data Cache Block Touch) Instruction ..... 163
dcbtst (Data Cache Block Touch for Store) Instruction ..... 164
dcbz or dclz (Data Cache Block Set to Zero) Instruction ..... 166
dclst (Data Cache Line Store) Instruction ..... 167
div (Divide) Instruction ..... 168
divd (Divide Double Word) Instruction ..... 170
divdu (Divide Double Word Unsigned) Instruction ..... 171
divs (Divide Short) Instruction ..... 173
divw (Divide Word) Instruction ..... 175
divwu (Divide Word Unsigned) Instruction ..... 176
doz (Difference or Zero) Instruction ..... 178
dozi (Difference or Zero Immediate) Instruction ..... 180
eciwx (External Control In Word Indexed) Instruction ..... 181
ecowx (External Control Out Word Indexed) Instruction ..... 182
eieio (Enforce In-Order Execution of I/O) Instruction ..... 183
extsw (Extend Sign Word) Instruction. ..... 184
eqv (Equivalent) Instruction ..... 185
extsb (Extend Sign Byte) Instruction ..... 186
extsh or exts (Extend Sign Halfword) Instruction ..... 187
fabs (Floating Absolute Value) Instruction ..... 188
fadd or fa (Floating Add) Instruction ..... 189
fcfid (Floating Convert from Integer Double Word) Instruction ..... 192
fcmpo (Floating Compare Ordered) Instruction ..... 193
fcmpu (Floating Compare Unordered) Instruction ..... 194
fctid (Floating Convert to Integer Double Word) Instruction ..... 195
fctidz (Floating Convert to Integer Double Word with Round toward Zero) Instruction ..... 196
fctiw or fcir (Floating Convert to Integer Word) Instruction ..... 197
fctiwz or fcirz (Floating Convert to Integer Word with Round to Zero) Instruction ..... 198
fdiv or fd (Floating Divide) Instruction. ..... 200
fmadd or fma (Floating Multiply-Add) Instruction ..... 202
fmr (Floating Move Register) Instruction. ..... 205
fmsub or fms (Floating Multiply-Subtract) Instruction ..... 206
fmul or fm (Floating Multiply) Instruction ..... 208
fnabs (Floating Negative Absolute Value) Instruction ..... 210
fneg (Floating Negate) Instruction ..... 212
fnmadd or fnma (Floating Negative Multiply-Add) Instruction ..... 213
fnmsub or fnms (Floating Negative Multiply-Subtract) Instruction ..... 215
fres (Floating Reciprocal Estimate Single) Instruction ..... 218
frsp (Floating Round to Single Precision) Instruction ..... 219
frsqrte (Floating Reciprocal Square Root Estimate) Instruction ..... 221
fsel (Floating-Point Select) Instruction ..... 223
fsqrt (Floating Square Root, Double-Precision) Instruction ..... 224
fsqrts (Floating Square Root Single) Instruction ..... 225
fsub or fs (Floating Subtract) Instruction. ..... 226
icbi (Instruction Cache Block Invalidate) Instruction ..... 229
isync or ics (Instruction Synchronize) Instruction ..... 230
lbz (Load Byte and Zero) Instruction ..... 231
lbzu (Load Byte and Zero with Update) Instruction ..... 232
Ibzux (Load Byte and Zero with Update Indexed) Instruction ..... 233
Ibzx (Load Byte and Zero Indexed) Instruction ..... 234
Id (Load Double Word) Instruction ..... 235
Idarx (Store Double Word Reserve Indexed) Instruction ..... 236
Idu (Store Double Word with Update) Instruction ..... 237
Idux (Store Double Word with Update Indexed) Instruction ..... 238
Idx (Store Double Word Indexed) Instruction ..... 239
Ifd (Load Floating-Point Double) Instruction ..... 240
Ifdu (Load Floating-Point Double with Update) Instruction ..... 241
Ifdux (Load Floating-Point Double with Update Indexed) Instruction. ..... 242
Ifdx (Load Floating-Point Double-Indexed) Instruction ..... 243
Ifq (Load Floating-Point Quad) Instruction ..... 244
Ifqu (Load Floating-Point Quad with Update) Instruction ..... 245
Ifqux (Load Floating-Point Quad with Update Indexed) Instruction ..... 246
Ifqx (Load Floating-Point Quad Indexed) Instruction ..... 247
Ifs (Load Floating-Point Single) Instruction ..... 248
Ifsu (Load Floating-Point Single with Update) Instruction ..... 249
Ifsux (Load Floating-Point Single with Update Indexed) Instruction ..... 251
Ifsx (Load Floating-Point Single Indexed) Instruction ..... 252
Iha (Load Half Algebraic) Instruction ..... 253
Ihau (Load Half Algebraic with Update) Instruction ..... 254
Ihaux (Load Half Algebraic with Update Indexed) Instruction ..... 255
Ihax (Load Half Algebraic Indexed) Instruction ..... 256
Ihbrx (Load Half Byte-Reverse Indexed) Instruction ..... 257
Ihz (Load Half and Zero) Instruction ..... 258
Ihzu (Load Half and Zero with Update) Instruction ..... 259
Ihzux (Load Half and Zero with Update Indexed) Instruction ..... 260
Ihzx (Load Half and Zero Indexed) Instruction ..... 261
Imw or Im (Load Multiple Word) Instruction. ..... 262
Iscbx (Load String and Compare Byte Indexed) Instruction ..... 264
Iswi or Isi (Load String Word Immediate) Instruction ..... 266
Iswx or Isx (Load String Word Indexed) Instruction ..... 267
Iwa (Load Word Algebraic) Instruction ..... 269
Iwarx (Load Word and Reserve Indexed) Instruction ..... 269
Iwaux (Load Word Algebraic with Update Indexed) Instruction. ..... 271
Iwax (Load Word Algebraic Indexed) Instruction ..... 272
Iwbrx or Ibrx (Load Word Byte-Reverse Indexed) Instruction ..... 273
Iwz or I (Load Word and Zero) Instruction ..... 274
Iwzu or lu (Load Word with Zero Update) Instruction ..... 275
Iwzux or lux (Load Word and Zero with Update Indexed) Instruction ..... 276
Iwzx or Ix (Load Word and Zero Indexed) Instruction ..... 277
maskg (Mask Generate) Instruction ..... 278
maskir (Mask Insert from Register) Instruction ..... 280
morf (Move Condition Register Field) Instruction. ..... 281
morfs (Move to Condition Register from FPSCR) Instruction ..... 282
mcrxr (Move to Condition Register from XER) Instruction ..... 283
mfcr (Move from Condition Register) Instruction ..... 284
mffs (Move from FPSCR) Instruction ..... 285
mfmsr (Move from Machine State Register) Instruction ..... 286
mfspr (Move from Special-Purpose Register) Instruction ..... 287
mfsr (Move from Segment Register) Instruction ..... 289
mfsri (Move from Segment Register Indirect) Instruction ..... 290
mfsrin (Move from Segment Register Indirect) Instruction ..... 291
mtcrf (Move to Condition Register Fields) Instruction ..... 292
mtfsb0 (Move to FPSCR Bit 0) Instruction ..... 293
mtfsb1 (Move to FPSCR Bit 1) Instruction ..... 294
mtfsf (Move to FPSCR Fields) Instruction ..... 295
mtfsfi (Move to FPSCR Field Immediate) Instruction ..... 297
mtspr (Move to Special-Purpose Register) Instruction ..... 298
mul (Multiply) Instruction ..... 300
mulhd (Multiply High Double Word) Instruction ..... 302
mulhdu (Multiply High Double Word Unsigned) Instruction ..... 303
mulhw (Multiply High Word) Instruction ..... 304
mulhwu (Multiply High Word Unsigned) Instruction ..... 305
mulld (Multiply Low Double Word) Instruction . ..... 307
mulli or muli (Multiply Low Immediate) Instruction ..... 308
mullw or muls (Multiply Low Word) Instruction ..... 309
nabs (Negative Absolute) Instruction ..... 311
nand (NAND) Instruction ..... 312
neg (Negate) Instruction ..... 313
nor (NOR) Instruction ..... 315
or (OR) Instruction ..... 316
orc (OR with Complement) Instruction ..... 318
ori or oril (OR Immediate) Instruction ..... 319
oris or oriu (OR Immediate Shifted) Instruction ..... 320
rac (Real Address Compute) Instruction ..... 321
rfi (Return from Interrupt) Instruction ..... 322
rfid (Return from Interrupt Double Word) Instruction ..... 323
rfsvc (Return from SVC) Instruction ..... 324
rldcl (Rotate Left Double Word then Clear Left) Instruction ..... 325
rldicl (Rotate Left Double Word Immediate then Clear Left) Instruction ..... 326
rldcr (Rotate Left Double Word then Clear Right) Instruction ..... 327
rldic (Rotate Left Double Word Immediate then Clear) Instruction ..... 328
rldicl (Rotate Left Double Word Immediate then Clear Left) Instruction ..... 329
rldicr (Rotate Left Double Word Immediate then Clear Right) Instruction ..... 330
rldimi (Rotate Left Double Word Immediate then Mask Insert) Instruction ..... 331
rlmi (Rotate Left Then Mask Insert) Instruction ..... 332
rlwimi or rlimi (Rotate Left Word Immediate Then Mask Insert) Instruction ..... 334
rlwinm or rlinm (Rotate Left Word Immediate Then AND with Mask) Instruction ..... 336
rlwnm or rInm (Rotate Left Word Then AND with Mask) Instruction ..... 338
rrib (Rotate Right and Insert Bit) Instruction ..... 340
sc (System Call) Instruction ..... 341
si (Subtract Immediate) Instruction ..... 342
si. (Subtract Immediate and Record) Instruction ..... 343
sld (Shift Left Double Word) Instruction ..... 344
sle (Shift Left Extended) Instruction ..... 345
sleq (Shift Left Extended with MQ) Instruction ..... 346
sliq (Shift Left Immediate with MQ) Instruction ..... 347
slliq (Shift Left Long Immediate with MQ) Instruction ..... 349
sllq (Shift Left Long with MQ) Instruction ..... 350
slq (Shift Left with MQ) Instruction ..... 352
slw or sl (Shift Left Word) Instruction ..... 353
srad (Shift Right Algebraic Double Word) Instruction ..... 355
sradi (Shift Right Algebraic Double Word Immediate) Instruction ..... 356
sraiq (Shift Right Algebraic Immediate with MQ ) Instruction. ..... 357
sraq (Shift Right Algebraic with MQ) Instruction ..... 358
sraw or sra (Shift Right Algebraic Word) Instruction ..... 360
srawi or srai (Shift Right Algebraic Word Immediate) Instruction ..... 362
srd (Shift Right Double Word) Instruction ..... 363
sre (Shift Right Extended) Instruction ..... 364
srea (Shift Right Extended Algebraic) Instruction ..... 366
sreq (Shift Right Extended with MQ) Instruction ..... 367
sriq (Shift Right Immediate with MQ) Instruction ..... 369
srliq (Shift Right Long Immediate with MQ) Instruction ..... 370
srlq (Shift Right Long with MQ) Instruction ..... 372
srq (Shift Right with MQ) Instruction ..... 373
srw or sr (Shift Right Word) Instruction ..... 375
stb (Store Byte) Instruction ..... 376
stbu (Store Byte with Update) Instruction ..... 377
stbux (Store Byte with Update Indexed) Instruction ..... 378
stbx (Store Byte Indexed) Instruction ..... 379
std (Store Double Word) Instruction ..... 380
stdcx. (Store Double Word Conditional Indexed) Instruction ..... 381
stdu (Store Double Word with Update) Instruction ..... 382
stdux (Store Double Word with Update Indexed) Instruction ..... 383
stdx (Store Double Word Indexed) Instruction. ..... 384
stfd (Store Floating-Point Double) Instruction ..... 385
stfdu (Store Floating-Point Double with Update) Instruction ..... 386
stfdux (Store Floating-Point Double with Update Indexed) Instruction ..... 387
stfdx (Store Floating-Point Double Indexed) Instruction ..... 388
stfiwx (Store Floating-Point as Integer Word Indexed) ..... 389
stfq (Store Floating-Point Quad) Instruction ..... 390
stfqu (Store Floating-Point Quad with Update) Instruction ..... 391
stfqux (Store Floating-Point Quad with Update Indexed) Instruction. ..... 392
stfqx (Store Floating-Point Quad Indexed) Instruction ..... 393
stfs (Store Floating-Point Single) Instruction ..... 394
stfsu (Store Floating-Point Single with Update) Instruction ..... 395
stfsux (Store Floating-Point Single with Update Indexed) Instruction ..... 396
stfsx (Store Floating-Point Single Indexed) Instruction ..... 397
sth (Store Half) Instruction ..... 398
sthbrx (Store Half Byte-Reverse Indexed) Instruction ..... 399
sthu (Store Half with Update) Instruction ..... 400
sthux (Store Half with Update Indexed) Instruction ..... 401
sthx (Store Half Indexed) Instruction ..... 402
stmw or stm (Store Multiple Word) Instruction ..... 403
stswi or stsi (Store String Word Immediate) Instruction ..... 404
stswx or stsx (Store String Word Indexed) Instruction ..... 405
stw or st (Store) Instruction ..... 407
stwbrx or stbrx (Store Word Byte-Reverse Indexed) Instruction ..... 408
stwcx. (Store Word Conditional Indexed) Instruction ..... 409
stwu or stu (Store Word with Update) Instruction ..... 411
stwux or stux (Store Word with Update Indexed) Instruction ..... 412
stwx or stx (Store Word Indexed) Instruction ..... 413
subf (Subtract From) Instruction. ..... 414
subfc or sf (Subtract from Carrying) Instruction ..... 416
subfe or sfe (Subtract from Extended) Instruction ..... 418
subfic or sfi (Subtract from Immediate Carrying) Instruction ..... 420
subfme or sfme (Subtract from Minus One Extended) Instruction ..... 421
subfze or sfze (Subtract from Zero Extended) Instruction ..... 423
svc (Supervisor Call) Instruction. ..... 425
sync (Synchronize) or dcs (Data Cache Synchronize) Instruction ..... 426
td (Trap Double Word) Instruction ..... 428
tdi (Trap Double Word Immediate) Instruction. ..... 429
tlbie or tlbi (Translation Look-Aside Buffer Invalidate Entry) Instruction ..... 430
tlbld (Load Data TLB Entry) Instruction ..... 431
tlbli (Load Instruction TLB Entry) Instruction ..... 433
tlbsync (Translation Look-Aside Buffer Synchronize) Instruction ..... 434
tw or $t$ (Trap Word) Instruction ..... 435
twi or ti (Trap Word Immediate) Instruction. ..... 436
xor (XOR) Instruction. ..... 437
xori or xoril (XOR Immediate) Instruction ..... 438
xoris or xoriu (XOR Immediate Shift) Instruction ..... 439
Chapter 9. Pseudo-ops ..... 441
Pseudo-ops Overview ..... 441
align Pseudo-op ..... 444
bb Pseudo-op ..... 445
.bc Pseudo-op ..... 446
bf Pseudo-op ..... 446
bi Pseudo-op ..... 447
bs Pseudo-op ..... 447
byte Pseudo-op ..... 448
comm Pseudo-op ..... 449
csect Pseudo-op ..... 451
double Pseudo-op ..... 453
drop Pseudo-op ..... 454
dsect Pseudo-op ..... 455
eb Pseudo-op ..... 457
ec Pseudo-op ..... 457
ef Pseudo-op ..... 458
ei Pseudo-op ..... 458
es Pseudo-op ..... 459
extern Pseudo-op ..... 459
file Pseudo-op ..... 460
float Pseudo-op ..... 461
function Pseudo-op ..... 461
globl Pseudo-op ..... 462
hash Pseudo-op ..... 463
Icomm Pseudo-op ..... 464
Iglobl Pseudo-op ..... 465
line Pseudo-op ..... 466
long Pseudo-op ..... 467
llong Pseudo-op ..... 467
machine Pseudo-op ..... 468
org Pseudo-op ..... 471
quad Pseudo-op ..... 471
ref Pseudo-op ..... 472
rename Pseudo-op ..... 473
set Pseudo-op ..... 474
short Pseudo-op ..... 475
source Pseudo-op ..... 476
space Pseudo-op ..... 477
stabx Pseudo-op ..... 477
string Pseudo-op ..... 478
tbtag Pseudo-op ..... 479
tc Pseudo-op ..... 480
toc Pseudo-op ..... 482
tocof Pseudo-op ..... 482
using Pseudo-op ..... 483
vbyte Pseudo-op ..... 487
xline Pseudo-op ..... 488
Appendix A. Messages ..... 489
Appendix B. Instruction Set Sorted by Mnemonic ..... 509
Appendix C. Instruction Set Sorted by Primary and Extended Op Code ..... 523
Appendix D. Instructions Common to POWER family, POWER2, and PowerPC ..... 537
Appendix E. POWER family and POWER2 Instructions ..... 541
Appendix F. PowerPC Instructions ..... 551
Appendix G. PowerPC 601 RISC Microprocessor Instructions ..... 559
Appendix H. Value Definitions. ..... 569
Bits 0-5. ..... 569
Bits 6-30 ..... 569
Bit 31 ..... 570
Appendix I. Notices ..... 571
Index ..... 573

## About This Book

This book provides information on the assembler language program as implemented by the AIX Version 4 assembler. Topics covered include assembler operation, instructions, pseudo-operations, and extended mnemonics for the POWER family and PowerPC architectures and their supported processors.

## Who Should Use This Book

This book is intended for experienced assembler language programmers. To use this book effectively, you should be familiar with this operating system or UNIX System V commands, assembler instructions, pseudo-ops, and processor register usage.

## Highlighting

The following highlighting conventions are used in this book:

| Bold | Identifies commands, subroutines, keywords, files, structures, directories, and other items whose <br> names are predefined by the system. Also identifies graphical objects such as buttons, labels, <br> and icons that the user selects. |
| :--- | :--- |
| Idalics | Identifies parameters whose actual names or values are to be supplied by the user. <br> Identifies examples of specific data values, examples of text similar to what you might see <br> displayed, examples of portions of program code similar to what you might write as a <br> programmer, messages from the system, or information you should actually type. |

## ISO 9000

ISO 9000 registered quality systems were used in the development and manufacturing of this product.

## Related Publications

The following books contain information about or related to the assembler:

- AIX 5L Version 5.1 Commands Reference Volume 1: a through d
- AIX 5L Version 5.1 Commands Reference Volume 2: d through
- AIX 5L Version 5.1 Commands Reference Volume 3: i through m
- AIX 5L Version 5.1 Commands Reference Volume 4: $n$ through
- AIX 5L Version 5.1 Commands Reference Volume 5: s through u
- AIX 5L Version 5.1 Commands Reference Volume 6: v through z
- AIX 5L Version 5.1 General Programming Concepts: Writing and Debugging Programs


## Trademarks

The following terms are trademarks of International Business Machines Corporation in the United States, other countries, or both:

- AIX
- IBM
- POWER Architecture
- PowerPC
- PowerPC 601
- PowerPC 603
- PowerPC Architecture

UNIX is a registered trademark of The Open Group in the United States and other countries.

Portions of Chapter 8 are used with the permission of Motorola, Inc.

Other company, product, or service names may be the trademarks or service marks of others.

## Chapter 1. Assembler Overview

The assembler is a program that operates within the operating system. The assembler takes machine-language instructions and translates them into machine object code. The following articles discuss the features of the assembler:

- Features of the Assembler Prior to this Version
- Features of the AIX Version 4 Assembler
- Assembler Installation


## Features of the Assembler Prior to this Version

Prior to this version, the assembler supported the POWER family architecture, a 32-bit implementation.
Assembler versions prior to Version 3.2.5 supported data alignment, block and segment definition, base register assignment, and pseudo-ops to support floating-point constants, provide symbolic-debugger information, and support other assembler operations. See the Pseudo-ops Overview for more information.

The assembler makes two passes through the source code while assembling a program. See Understanding-Assembler Passes for information on assembler passes. An assembler listing is produced in the first and second pass of the assembler. This listing contains the assembler source code, as well as any errors found in either pass of the assembler. See Interpreting_an Assembler Listing for more information.

A symbol cross-reference is available. If the flag is used with the as command, a symbol cross-reference file is produced. This file contains information for all symbols defined and referenced in an assembler source program. See Interpreting_a_Symbol_Cross-Reference for more information.

Note: If the -x flag is used, the assembly process terminates after the first pass and does not generate any object code.

The assembler generates errors and warnings during the first and second pass. Any error terminates the assembly process, and no object code is generated. Warnings do not cause the assembly process to terminate, and the assembler still generates object code. The assembler always reports errors, but reports warnings only if the $\mathrm{-w}$ flag is used with the as command. Errors and warnings are described in Appendix A. Messages.

## Features of the AIX Version 4 Assembler

The AIX Version 4 assembler continues to provide the features of earlier versions, including:

- Multiple Hardware Architecture and Implementation Platform Support
- Host Machine Independence and Target Environment Indicator Flag
- Mnemonics Cross-Reference
- CPUID Definition
- Source Language Type
- Detection of New Error Conditions
- New Warning Messages
- Special-Purpose Register Changes and Special-Purpose Register Field Handling

The following list is a summary of differences between the AIX Version 4 assembler and earlier versions:

- The AIX Version 4 assembler has a default assembly mode that treats POWER family/PowerPC incompatibility errors as instructional warnings. For more information about this, see Host Machind Independence and Target Environment Indicator Flag and Assembling and Linking a Program .
- The machine pseudo-op has enhancements for restoring the default assembly mode and new push and pop operations for using a stack of assembly mode values.
- Support for extended mnemonics for branch prediction is new in the AIX Version 4 assembler.
- The ref pseudo-op is new in the AIX Version 4 assembler.
- The AIX Version 4 assembler supports TOC scalar data entries. For more information, see Understanding and Programming the TOC , the csect pseudo-op, the comm pseudo-ol, and the dsect pseudo-op.
- Expression handling is enhanced. Paired relocatable terms and opposite terms are new concepts in the AIX Version 4 assembler. See Expressions.
- The assembler listing displays the assembler mode value for the current csect.
- Messages numbered 174 and higher are new messages added to the AIX Version 4 assembler. For more information, see Appendix A. Messages.

The following list is a summary of enhancements in the AIX 4.3 assembler:

- Support for XCOFF64 object file format. This For more information about this, see XCOFF64 and the -a command line argument.
- Support for new hardware implementations. The -m command line argument and the machine pseudo-op have been extended with additional options.
- The llong pseudo-op is new in the AIX 4.3 assembler.
- Allowing the use of the underscore (" ${ }^{\prime \prime}$ ") character as a visual separator when specifying numeric constants. See Constants for more information and examples.


## Multiple Hardware Architecture and Implementation Platform Support

The assembler supports the following systems:

- Systems using the first-generation POWER family processors (POWER family Architecture).
- Systems using the POWER2 processors (POWER family Architecture).
- Systems using the PowerPC 601 RISC Microprocessor, PowerPC 604 RISC Microprocessor, or the PowerPC A35 RISC Microprocessor (PowerPC Architecture).

The assembler also supports development of programs for the PowerPC 603 RISC Microprocessor (PowerPC Architecture).

Attention: The PowerPC 601 RISC Microprocessor implements the PowerPC architecture plus most of the POWER family instructions that are not included in the PowerPC architecture. This implementation provides a POWER family-to-PowerPC bridge processor that runs existing POWER family applications without recompiling and also runs new PowerPC applications. Future PowerPC systems will not provide this bridge. An application should not be coded using a mixture of POWER family and PowerPC architecture-unique instructions. Doing so can result in an application that will run only on a PowerPC 601 RISC Microprocessor-based system. Such an application will not run on an existing POWER family machine and is unlikely to run with acceptable performance on future PowerPC machines.

There are several categories of instructions. The following table lists the categories of instructions and shows which implementations support each instruction category. The " $X$ " means the implementation supports the instruction category.

## Implementations Supporting Each Category of Instructions

| Instruction Category | POWER <br> family | POWER2 | 601 | 603 | 604 | A35 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER2-unique instructions |  | X |  |  |  |  |
| POWER2 and PowerPC common instructions, not in POWER family |  | X | X | X | X | X |
| POWER family-unique instructions not supported by PowerPC 601 RISC Microprocessor | X | X |  |  |  |  |
| POWER family-unique instructions supported by PowerPC 601 RISC Microprocessor | X | X | X |  |  |  |
| POWER family and PowerPC common instructions with same mnemonics | X | X | X | X | X | X |
| POWER family and PowerPC common instructions with different mnemonics | X | X | X | X | X | X |
| PowerPC instructions supported by PowerPC 601 RISC Microprocessor |  |  | X | X | X |  |
| Instructions unique to PowerPC 601 RISC Microprocessor |  |  | X |  |  |  |
| PowerPC instructions not supported by PowerPC 601 RISC Microprocessor |  |  |  | X | X |  |
| PowerPC 32-bit optional instruction set 1 |  |  | X | X | X |  |
| PowerPC 32-bit optional instruction set 2 |  |  |  | X | X |  |
| Instructions unique to PowerPC 603 RISC Microprocessor |  |  |  | X |  |  |

The following abbreviations are used in the heading of the previous table:
601 PowerPC 601 RISC Microprocessor
603 PowerPC 603 RISC Microprocessor
604 PowerPC 604 RISC Microprocessor

## Host Machine Independence and Target Environment Indicator Flag

The host machine is the hardware platform on which the assembler runs. The target machine is the platform on which the object code is run. The assembler can assemble a source program for any target machine, regardless of the host machine on which the assembler runs.

The target machine can be specified by using either the assembly mode option flag of the as command or the machine pseudo-op. If neither the -m flag nor the .machine pseudo-op is used, the default assembly mode is used. If both the -m flag and a .machine pseudo-op are used, the .machine pseudo-op overrides the -m flag. Multiple .machine pseudo-ops are allowed in a source program. The value in a later .machine pseudo-op overrides a previous .machine pseudo-op.

The default assembly mode provided by the AIX Version 4 assembler, but not by earlier versions, has the POWER family/PowerPC intersection as the target environment, but treats all POWER/PowerPC incompatibility errors (including instructions outside the POWER/PowerPC intersection and invalid form errors) as instructional warnings. The -W and -w assembler flags control whether these warnings are displayed. In addition to being closen by the absence of the -m flag of the as command or the .machine pseudo-op, the default assembly mode can also be explicitly specified with the -m flag of the as command or with the .machine pseudo-op.

To assemble a source program containing platform-unique instructions from more than one platform without errors or warnings, use one of the following methods:

- Use the .machine pseudo-op in the source program.
- Assemble the program with the assembly mode set to the any mode (with the -m flag of the as command).

For example, the source code cannot contain both POWER family-unique instructions and PowerPC 601 RISC Microprocessor-unique instructions. This is also true for each of the sub-source programs contained in a single source program. A sub-source program begins with a .machine pseudo-op and ends before the next .machine pseudo-op. Since a source program can contain multiple .machine pseudo-ops, it normally consists of several sub-source programs. For more information, see the machine pseudo-op.

For more information on the -m flag, see the as command flags.

## Mnemonics Cross-Reference

The PowerPC architecture introduces new mnemonics for instructions in the POWER family architecture. The assembler supports both new (PowerPC) and existing (POWER family) mnemonics. The assembler listing has a cross-reference for both mnemonics. The cross-reference is restricted to instructions that have different mnemonics in the POWER family and PowerPC architectures, but which share the same op codes, functions, and operand input formats.

The assembler listing contains one new column to display mnemonics cross-reference information. For more information on the assembler listing, see Interpreting_an Assembler Listing .

The mnemonics cross-reference helps the user migrate a source program from one architecture to another. The new s flag for the as command provides a mnemonics cross-reference in the assembler listing to assist with migration. If the -s flag is not used, no mnemonics cross-reference is provided.

## CPU ID Definition

During the assembly process the assembler determines which instruction set (from a list of several complete instruction sets defined in the architectures or processor implementations) is the smallest instruction set containing all the instructions used in the program. The program is given a CPU ID value
indicating this instruction set. Therefore a CPU ID indicates the target environment on which the object code can be run. The CPU ID value for the program is an assembler output value included in the XCOFF object file generated by the assembler.

CPU ID can have the following values:

| Value | Description <br> com <br> All instructions used in the program are in the PowerPC and POWER family architecture intersection. <br> (The com instruction set is the smallest instruction set.) |
| :--- | :--- |
| ppc | All instructions used in the program are in the PowerPC architecture, 32-bit mode, but the program <br> does not satisfy the conditions for CPU ID value com. (The ppc instruction set is a superset of the <br> com instruction set.) |
| pwr | All instructions used in the program are in the POWER family architecture, POWER family <br> implementation, but the program does not satisfy the conditions for CPU ID value com. (The pwr <br> instruction set is a superset of the com instruction set.) |
| pwr2 | All instructions used in the program are in the POWER family architecture, POWER2 implementation, <br> but the program does not satisfy the conditions for CPU ID values com, ppc, or pwr. (The pwr2 <br> instruction set is a superset of the pwr instruction set.) |
| any | The program contains a mixture of instructions from the valid architectures or implementations, or <br> contains implementation-unique instructions. The program does not satisfy the conditions for CPU ID <br> values com, ppc, pwr, or pwr2. (The any instruction set is the largest instruction set.) |

The assembler output value CPU ID is not the same thing as the assembly mode. The assembly mode (determined by the -m flag of the as command and by use of the .machine pseudo-op in the program) determines which instructions the assembler accepts without errors or warnings. The CPU ID is an output value indicating which instructions are actually used.

In the output XCOFF file, the CPU ID is stored in the low-order byte of the n_type field in a symbol table entry with the C_FILE storage class. The following list shows the low-order byte values and corresponding CPU IDs for AIX Version 4:

| Low-Order Byte | CPU ID |
| :--- | :--- |
| 0 | Not a defined value. An invalid value or object was assembled prior to definition of the |
|  | CPU-ID field. |
| 1 | ppc |
| 3 | com |
| 4 | pwr |
| 5 | any |
| 224 | pwr2(pwrx) |

## Source Language Type

For cascade compilers, the assembler records the source-language type. In the XCOFF file, the high-order byte of the n_type field of a symbol table entry with the C_FILE storage class holds the source language type information. The following language types are defined:

| High-Order Byte | Language |
| :--- | :--- |
| $0 \times 00$ | C |
| $0 \times 01$ | FORTRAN |
| $0 \times 02$ | Pascal |
| $0 \times 03$ | Ada |
| $0 \times 04$ | PL/I |
| $0 \times 05$ | Basic |
| $0 \times 06$ | Lisp |
| $0 \times 07$ | Cobol |


| High-Order Byte | Language |
| :--- | :--- |
| $0 \times 08$ | Modula2 |
| $0 \times 09$ | C++ |
| 0x0A | RPG |
| 0x0B | PL8, PLIX |
| 0x0C | Assembler |
| 0x0D-BxFF | Reserved |

The source language type is indicated by the source pseudo-op. By default, the source-language type is "Assembler." For more information, see the .source pseudo-op.

## Detection of New Error Conditions

Messages 145 through 173, see Appendix A. Messages, were added to the assembler in an earlier version. These messages report the following error conditions:

- Error number 149 is reported if the source program contains instructions that are not supported in the intended target environment.
- An error is reported if the source program contains invalid instruction forms. This error occurs due to incompatibilities between the POWER family and PowerPC architectures. Some restrictions that apply in the PowerPC architecture do not apply in the POWER family architecture. According to the PowerPC architecture, the following invalid instruction forms are defined:
- If an Rc bit, LK bit, or OE bit is defined as / (slash) but coded as 1, or is defined as 1 but coded as 0 , the form is invalid. Normally, the assembler ensures that these bits contain correct values.
Some fields are defined with more than one / (slash) (for example, "///"). If they are coded as nonzero, the form is invalid. If certain input operands are used for these fields, they must be checked. For this reason, the following two instructions are checked:
- For the PowerPC System Call instructions or the POWER family Supervisor Call instructions, if the POWER family svca mnemonic is used when the assembly mode is PowerPC type, the SV field must be 0. Otherwise, the instruction form is invalid and error number 165 is reported.

Note: The sve and sve instructions are not supported in PowerPC target modes. The svcla instruction is supported only on the PowerPC 601 RISC Microprocessor.

- For the Move to Segment Register Indirect instruction, if the POWER family mtsri mnemonic is used in PowerPC target modes, the RA field must be 0 . Otherwise, the instruction form is invalid and error number 154 is reported. If the PowerPC mtsrin mnemonic is used in PowerPC target modes, it requires only two input operands, so no check is needed.
- For all of the Branch Conditional instructions (including Branch Conditional, Branch Conditional to Link Register, and Branch Conditional to Count Register), bits $0-3$ of the BO field are checked. If the bits that are required to contain 0 contain a nonzero value, error 150 is reported.
The encoding for the BO field is defined in the section "Branch Processor Instructions" of PowerPC Architecture. The following list gives brief descriptions of the possible values for this field:


## BO Description

0000y Decrement the Count Register (CTR); then branch if the value of the decremented CTR is not equal to 0 and the condition is False.
0001y Decrement the CTR; then branch if the value of the decremented CTR is not equal to 0 and the condition is False.
001zy Branch if the condition is False.
0100y Decrement the CTR; then branch if the value of the decremented CTR is not equal to 0 and the condition is True.
0101y Decrement the CTR; then branch if the value of the decremented CTR is not equal to 0 and the condition is True.
011zy Branch if the condition is True.

## Description

Decrement the CTR; then branch if the value of the decremented CTR is not equal to 0 . Decrement the CTR; then branch if the value of the decremented CTR is not equal to 0 . Branch always.

The $z$ bit denotes a bit that must be 0 . If the bit is not 0 , the instruction form is invalid.

Note: The y bit provides a hint about whether a conditional branch is likely to be taken. The value of this bit can be either 0 or 1 . The default value is 0 . The extended mnemonics for Branch Prediction as defined in PowerPC Architecture are used to set this bit to 0 or 1. Support for extended mnemonics for branch prediction is new in AIX Version 4. (See Extended Mnemonics for Branch Prediction for more information.)

Branch always instructions do not have a y bit in the BO field. Bit 4 of the BO field should contain 0 . Otherwise, the instruction form is invalid.

The third bit of the BO field is specified as the "decrement and test CTR" option. For Branch Conditional to Count Register instructions, the third bit of the BO field must not be O. Otherwise, the instruction form is invalid and error 163 is reported.

- For the update form of fixed-point load instructions, the PowerPC architecture requires that the RA field not be equal to either 0 or the RT field value. Otherwise, the instruction form is invalid and error number 151 is reported.
This restriction applies to the following instructions:
- Ibzu
- Ibzux
- Ihzu
- Ihsux
- Ihau
- Ihaux
- Iwzu (lu in POWER family)
- Iwzux (lux in POWER family)
- For the update form of fixed-point store instructions and floating-point load and store instructions, the following instructions require only that the RA field not be equal to 0 . Otherwise, the instruction form is invalid and error number 166 is reported.
- Ifsu
- Ifsux
- Ifdu
- Ifdux
- stbu
- stbux
- sthu
- sthux
- stwu (stu in POWER family)
- stwux (stux in POWER family)
- stfsu
- stfux
- stfdu
- stfdux
- For multiple register load instructions, the PowerPC architecture requires that the RA field and the RB field, if present in the instruction format, not be in the range of registers to be loaded. Also, $R A=R T=0$ is not allowed. If $R A=R T=0$, the instruction form is invalid and error 164 is reported. This restriction applies to the following instructions:
- Imn (Im in POWER family)
- Iswi (Isi in POWER family)
- Iswx (Isx in POWER family)

Note: For the Iswx instruction, the assembler only checks whether $\mathrm{RA}=\mathrm{RT}=0$, because the load register range is determined by the content of the XER register at run time.

- For fixed-point compare instructions, the PowerPC architecture requires that the $L$ field be equal to 0 . Otherwise, the instruction form is invalid and error number 154 is reported. This restriction applies to the following instructions:
- cmp
- cmpi
- cmpli
- cmpl

Note: If the target mode is com, or ppc, the assembler checks the update form of fixed-point load instructions, update form of fixed-point store instructions, update form of floating-point load and store instructions, multiple-register load instructions, and fixed-point compare instructions, and reports any errors. If the target mode is any, pwr, pwr2, or 601, no check is performed.

## New Warning Messages

Warning messages are listed when the -w flag is used with the as command. Some warning messages are related to instructions with the same op code for POWER family and PowerPC:

- Several instructions have the same op code in both POWER family and PowerPC architectures, but have different functional definitions. The assembler identifies these instructions and reports warning number 153 when the target mode is com and the wlag of the as command is used. Because these mnemonics differ functionally, they are not listed in the mnemonics cross-reference of the assembler listing generated when the $-\mathbf{s}$ flag is used with the as command. The following table lists these instructions.

| Same Op Codes with Different Mnemonics |  |
| :--- | :--- |
| POWER family | PowerPC |
| dcs | sync |
| ics | isync |
| svca | sc |
| mtsri | mtsrin |
| Isx | Iswx |

- The following instructions have the same mnemonics and op code, but have different functional definitions in the POWER family and PowerPC architectures. The assembler cannot check for these, because the differences are not based on the machine the instructions execute on, but rather on what protection domain the instructions are running in.
- mfsr
- mfmsr
- mfdec

See "Incompatibilities with the POWER family Architecture" in the appendix of PowerPC Architecture for more information about these instruction functions in the PowerPC architecture as well as the differences between the POWER family and PowerPC architectures.

## Special-Purpose Register Changes and Special-Purpose Register Field Handling

TID, MQ, SDRO, RTCU, and RTCL are special-purpose registers (SPRs) defined in the POWER family architecture. They are not valid in the PowerPC architecture. However, MQ, RTCU, and RTCL are still available in the PowerPC 601 RISC Microprocessor.

DBATL, DBATU, IBATL, IBATU, TBL, and TBU are SPRs defined in the PowerPC architecture. They are not supported for the PowerPC 601 RISC Microprocessor. The PowerPC 601 RISC Microprocessor uses the BATL and BATU SPRs instead.

The assembler provides the extended mnemonics for "move to or from SPR" instructions. The extended mnemonics include all the SPRs defined in the POWER family and PowerPC architectures. An error is generated if an invalid extended mnemonic is used. The assembler does not support extended mnemonics for any of the following:

- POWER2-unique SPRs (IMR, DABR, DSAR, TSR, and ILCR)
- PowerPC 601 RISC Microprocessor-unique SPRs (HID0, HID1, HID2, HID5, PID, BATL, and BATU)
- PowerPC 603 RISC Microprocessor-unique SPRs (DMISS, DCMP, HASH1, HASH2, IMISS, ICMP, RPA, HIDO, and IABR)
- PowerPC 604 RISC Microprocessor-unique SPRs (PIE, HIDO, IABR, and DABR)

The assembler does not check the SPR field's encoding value for the mtspr and mfspr instructions, because the SPR encoding codes could be changed or reused. However, the assembler does check the SPR field's value range. If the target mode is pwr, pwr2, or com, the SPR field has a 5-bit length and a maximum value of 31 . Otherwise, the SPR field has a 10-bit length and a maximum value of 1023.

To maintain source-code compatibility of the POWER family and PowerPC architectures, the assembler assumes that the low-order 5 bits and high-order 5 bits of the SPR number are reversed before they are used as the input operands to the mfspr or mtspr instruction.

## Assembler Installation

In AIX Version 4, the assembler is installed by installing the Base Application Development Toolkit, which contains commands, files, and libraries for developing software applications.

## Related Information

The as command.
The machine pseudo-op, source pseudo-op.

## Chapter 2. Processing and Storage

The characteristics of machine architecture and the implementation of processing and storage influence the processor's assembler language. The assembler supports the various processors that implement the POWER family and PowerPC architectures. The assembler can support both the POWER family and PowerPC architectures because the two architectures share a large number of instructions.

This chapter provides an overview and comparison of the POWER family and PowerPC architectures and tells how data is stored in main memory and in registers. It also discusses the basic functions for both the POWER family and PowerPC instruction sets.

All the instructions discussed in this chapter are nonprivileged. Therefore, all the registers discussed in this chapter are related to nonprivileged instructions. For information on privileged instructions and their related registers, see the PowerPC Architecture.

The following processing and storage articles provide an overview of the system microprocessor and tells how data is stored both in main memory and in registers. This information provides some of the conceptual background necessary to understand the function of the system microprocessor's instruction set and pseudo-ops.

- POWER family and PowerPC Architecture Overview
- Branch Processol
- Fixed-Point Processol
- Eloating-Point Processor .


## Related Information

## PowerPC Architecture.

## POWER family and PowerPC Architecture Overview

A POWER family or PowerPC microprocessor contains the sequencing and processing controls for instruction fetch, instruction execution, and interrupt action, and implements the instruction set, storage model, and other facilities defined in the POWER family and PowerPC architectures.

The processor can execute three classes of instructions:

- Branch instructions
- Fixed-point instructions
- Floating-point instructions

A POWER family or PowerPC microprocessor contains a branch processor, a fixed-point processor, and a floating-point processor.

The following diagrams illustrates a logical representation of instruction processing for the PowerPC microprocessor.


Figure 1. Logical Processing Model. The process begins at the top with Branch Processing, which branches to either fixed-point or float-point processing. These processes send and receive data from storage. Storage will also send more instructions to Branch Processing at the top of the diagram.

The following table shows the registers for the PowerPC user instruction set architecture. These registers are in the CPU that are used for 32-bit applications and are available to the user.

| Register | Bits Available |
| :--- | :--- |
| Condition Register (CR) | $0-31$ |
| Link Register (LR) | $0-31$ |
| Count Register (CTR) | $0-31$ |
| General Purpose Registers 00-31 (GPR) | $0-31$ for each register |
| Fixed-Point Exception Register (XER) | $0-31$ |
| Floating-Point Registers 00-31 (FPR) | $0-63$ for each register |
| Floating Point Status and Control Register (FPSCR) | $0-31$ |

The following table shows the registers of the POWER family user instruction set architecture. These registers are in the CPU that are used for 32-bit applications and are available to the user.

| Register | Bits Available |
| :--- | :--- |
| Condition Register (CR) | $0-31$ |
| Link Register (LR) | $0-31$ |


| Count Register (CTR) | $0-31$ |
| :--- | :--- |
| General Purpose Registers 00-31 (GPR) | $0-31$ for each register |
| Multiply-Quotient Register (MQ) | $0-31$ |
| Fixed-Point Exception Register (XER) | $0-31$ |
| Floating-Point Registers 00-31 (FPR) | $0-63$ for each register |
| Floating Point Status and Control Register (FPSCR) | $0-31$ |

The processing unit is a word-oriented, fixed-point processor functioning in tandem with a doubleword-oriented, floating-point processor. The microprocessor uses 32-bit word-aligned instructions. It provides for byte, halfword, and word operand fetches and stores for fixed point, and word and doubleword operand fetches and stores for floating point. These fetches and stores can occur between main storage and a set of 32 general-purpose registers, and between main storage and a set of 32 floating-point registers.

## Instruction Forms

All instructions are four bytes long and are word-aligned. Therefore, when the processor fetches instructions (for example, branch instructions), the two low-order bits are ignored. Similarly, when the processor develops an instruction address, the two low-order bits of the address are 0.

Bits 0-5 always specify the op code. Many instructions also have an extended op code (for example, XO-form instructions). The remaining bits of the instruction contain one or more fields. The alternative fields for the various instruction forms are shown in the following figures:

## - I Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-29$ | LI Value |
| 30 | AA |
| 31 | LK |

## - B Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | BO |
| $11-15$ | BI |
| $16-29$ | BD |
| 30 | AA |
| 31 | LK |

## - SC Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | $/ / /$ |
| $11-15$ | $/ / /$ |
| $16-29$ | $/ / /$ |


| Bits |  |
| :--- | :--- |
| 30 | XO |
| 31 | $/$ |

## - D Form

| Bits | Value |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT, RS, FRT, FRS, TO, or BF, /, and L |
| $11-15$ | RA |
| $16-31$ | D, SI, or UI |

- DS Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT or RS |
| $11-15$ | RA |
| $16-29$ | DS |
| $30-31$ | XO |

- X Instruction Format

| Bits | Value |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT, FRT, RS, FRS, TO, BT, or BF, $/$, and L |
| $11-15$ | RA, FRA, SR, SPR, or BFA and $/ /$ |
| $16-20$ | RB, FRB, SH, NB, or U and $/$ |
| $21-30$ | XO or EO |
| 31 | Rc |

- XL Instruction Format

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT or RS |
| $11-20$ | spr or /, FXM and $/$ |
| $21-30$ | XO or EO |
| 31 | Rc |

- XFX Instruction Format

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT or RS |
| $11-20$ | spr or $/$, FXM and $/$ |
| $21-30$ | XO or EO |

14 Assembler Language Reference

| Bits |  |
| :--- | :--- |
| 31 | Rc |

- XFL Instruction Format

| Bits | Value |
| :--- | :--- |
| $0-5$ | OPCD |
| 6 | $/$ |
| $7-14$ | FLM |
| 15 | $/$ |
| $16-20$ | FRB |
| $21-30$ | XO or EO |
| 31 | Rc |

- XO Instruction Format

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | XO or EO |
| 31 | Rc |

## - A Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | XO |
| 31 | Rc |

## - M Form

| Bits |  |
| :--- | :--- |
| $0-5$ | OPCD |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | RB or SH |
| $21-25$ | MB |
| $26-30$ | ME |
| 31 | Rc |

For some instructions, an instruction field is reserved or must contain a particular value. This is not indicated in the previous figures, but is shown in the syntax for instructions in which these conditions are required. If a reserved field does not have all bits set to 0 , or if a field that must contain a particular value does not contain that value, the instruction form is invalid. See Detection of New Frror Conditions for more information on invalid instruction forms.

## Split-Field Notation

In some cases an instruction field occupies more than one contiguous sequence of bits, or occupies a contiguous sequence of bits that are used in permuted order. Such a field is called a split field. In the previous figures and in the syntax for individual instructions, the name of a split field is shown in lowercase letters, once for each of the contiguous bit sequences. In the description of an instruction with a split field, and in certain other places where the individual bits of a split field are identified, the name of the field in lowercase letters represents the concatenation of the sequences from left to right. In all other cases, the name of the field is capitalized and represents the concatenation of the sequences in some order, which does not have to be left to right. The order is described for each affected instruction.

## Instruction Fields

AA (30) Specifies an Absolute Address bit:
$0 \quad$ Indicates an immediate field that specifies an address relative to the current instruction address. For l-form branches, the effective address of the branch target is the sum of the LI field sign-extended to 64 bits (PowerPC) or 32 bits (POWER family) and the address of the branch instruction. For B-form branches, the effective address of the branch target is the sum of the BD field sign-extended to 64 bits (PowerPC) or 32 bits (POWER family) and the address of the branch instruction.

1 Indicates an immediate field that specifies an absolute address. For I-form branches, the effective address of the branch target is the LI field sign-extended to 64 bits (PowerPC) or 32 bits (POWER family). For B-form branches, the effective address of the branch target is the BD field sign-extended to 64 bits (PowerPC) or 32 bits (POWER family).
BA (11:15) Specifies a bit in the Condition Register (CR) to be used as a source.
BB (16:20) Specifies a bit in the CR to be used as a source.
BD (16:29) Specifies a 14-bit signed two's-complement branch displacement that is concatenated on the right with 0 b00 and sign-extended to 64 bits (PowerPC) or 32 bits (POWER family). This is an immediate field.
BF (6:8) Specifies one of the CR fields or one of the Floating-Point Status and Control Register (FPSCR) fields as a target. For POWER family, if $\mathrm{i}=\mathrm{BF}(6: 8)$, then the $i$ field refers to bits $\mathrm{i}^{*} 4$ to ( $\left.\mathrm{i}^{*} 4\right)+3$ of the register.
BFA (11:13) Specifies one of the CR fields or one of the FPSCR fields as a source. For POWER family, if $j=B F A(11: 13)$, then the $j$ field refers to bits $j^{*} 4$ to ( $\left.j^{*} 4\right)+3$ of the register.
BI (11:15) Specifies a bit in the CR to be used as the condition of a branch conditional instruction.

BO (6:10) Specifies options for the branch conditional instructions. The possible encodings for the BO field are:

## BO Description

0000x Decrement Count Register (CTR). Branch if the decremented CTR value is not equal to 0 and the condition is false.
$0001 x$ Decrement CTR. Branch if the decremented CTR value is 0 and the condition is false.
$001 x x$ Branch if the condition is false.
0100x Decrement CTR. Branch if the decremented CTR value is not equal to 0 and the condition is true.

0101x Decrement CTR. Branch if the decremented CTR value is equal to 0 and the condition is true.

011x Branch if the condition is true.
$1 \times 00 x$ Decrement CTR. Branch if the decremented CTR value is not equal to 0 .
$\mathbf{1 x 0 1 x}$ Decrement CTR. Branch if bits 32-63 of the CTR are 0 (PowerPC) or branch if the decremented CTR value is equal to 0 (POWER family).

1x1xx Branch always.
BT (6:10) Specifies a bit in the CR or in the FPSCR as the target for the result of an instruction.
$\mathbf{D}$ (16:31) Specifies a 16-bit signed two's-complement integer that is sign-extended to 64 bits (PowerPC) or 32 bits (POWER family). This is an immediate field.
EO (21:30) Specifies a10-bit extended op code used in X-form instructions.
EO' (22:30) Specifies a 9-bit extended op code used in XO-form instructions.
FL1 (16:19) Specifies a 4-bit field in the sve (Supervisor Call) instruction.
FL2 (27:29) Specifies a 3-bit field in the svc instruction.
FLM (7:14) Specifies a field mask that specifies the FPSCR fields which are to be updated by the mtfsf instruction:

## Bit Description

$7 \quad$ FPSCR field 0 (bits 00:03)
$8 \quad$ FPSCR field 1 (bits 04:07)
$9 \quad$ FPSCR field 2 (bits 08:11)
$10 \quad$ FPSCR field 3 (bits 12:15)
11 FPSCR field 4 (bits 16:19)
12 FPSCR field 5 (bits 20:23)
13 FPSCR field 6 (bits 24:27)
14 FPSCR field 7 (bits 28:31)
FRA (11:15) Specifies a floating-point register (FPR) as a source of an operation.
FRB (16:20) Specifies an FPR as a source of an operation.
FRC (21:25) Specifies an FPR as a source of an operation.
FRS (6:10) Specifies an FPR as a source of an operation.
FRT (6:10) Specifies an FPR as the target of an operation.

FXM (12:19) Specifies a field mask that specifies the CR fields that are to be updated by the mtcrf instruction:

## Bit Description

12 CR field 0 (bits 00:03)
13 CR field 1 (bits 04:07)
14 CR field 2 (bits 08:11)
15 CR field 3 (bits 12:15)
16 CR field 4 (bits 16:19)
17 CR field 5 (bits 20:23)
18 CR field 6 (bits 24:27)
$19 \quad$ CR field 7 (bits 28:31)

| I (16:19) | Specifies the data to be placed into a field in the FPSCR. This is an immediate field. |
| :--- | :--- |
| LEV (20:26) | This is an immediate field in the svc instruction that addresses the svc routine by b'1' II LEV II <br> b'00000 if the SA field is equal to 0. |
| LI (6:29) | Specifies a 24-bit signed two's-complement integer that is concatenated on the right with 0 b00 and <br> sign-extended to 64 bits (PowerPC) or 32 bits (POWER family). This is an immediate field. |
| LK (31) | Link bit: |

0 Do not set the Link Register.
1 Set the Link Register. If the instruction is a branch instruction, the address of the instruction following the branch instruction is placed in the Link Register. If the instruction is an sve instruction, the address of the instruction following the svc instruction is placed into the Link Register.
MB (21:25) and (POWER family) Specifies a 32-bit string. This string consists of a substring of ones surrounded by ME (26:30) zeros, or a substring of zeros surrounded by ones. The encoding is:

## MB (21:25)

Index to start bit of substring of ones.

## ME (26:30)

Index to stop bit of substring of ones.

```
Let mstart=MB and mstop=ME:
If mstart < mstop + 1 then
    mask(mstart..mstop) = ones
    mask(all other) = zeros
If mstart = mstop + 1 then
    mask(0:31) = ones
If mstart > mstop + 1 then
    mask(mstop+1..mstart-1) = zeros
    mask(all other) = ones
```

NB (16:20) Specifies the number of bytes to move in an immediate string load or store.
OPCD (0:5) Primary op code field.
OE (21) Enables setting the OV and SO fields in the XER for extended arithmetic.
RA (11:15) Specifies a general-purpose register (GPR) to be used as a source or target.
RB (16:20) Specifies a GPR to be used as a source.
Rc (31) Record bit:

0 Do not set the CR.
1 Set the CR to reflect the result of the operation.
For fixed-point instructions, $C R$ bits $(0: 3)$ are set to reflect the result as a signed quantity. Whether the result is an unsigned quantity or a bit string can be determined from the EQ bit.

For floating-point instructions, CR bits (4:7) are set to reflect Floating-Point Exception, Floating-Point Enabled Exception, Floating-Point Invalid Operation Exception, and Floating-Point Overflow Exception.

| RS (6:10) | Specifies a GPR to be used as a source. |
| :--- | :--- |
| RT (6:10) | Specifies a GPR to be used as a target. |
| SA (30) | SVC Absolute: |
|  | $0 \quad$ Sve routine at address ' 1 ' \\| LEV \| b'00000' |
|  | $\mathbf{1} \quad$ svc routine at address x'1FE0' |

## TO Bit ANDed with Condition

0 Compares less than.
1 Compares greater than.
2 Compares equal.
3 Compares logically less than.
4 Compares logically greater than.
U (16:19) Used as the data to be placed into the FPSCR. This is an immediate field.
UI (16:31) Specifies a 16-bit unsigned integer. This is an immediate field.
XO (21:30, Extended op code field.
22:30, 26:30, or
30)

## Related Information

"Chapter 2. Processing and Storage" on page 11.

## "Branch—Processor".

"Fixed-Point Processor" on page 20.
"Floating-Point Processor" on page 24.

PowerPC Architecture.

## Branch Processor

The branch processor has three 32-bit registers that are related to nonprivileged instructions:

- Condition Register
- Link Register
- Count Register

These registers are 32 -bit registers. The PowerPC architecture supports both 32 - and 64 -bit implementations. However, the AIX Version 4 Assembler supports 32-bit implementations only.

For both POWER family and PowerPC, the branch processor instructions include the branch instructions, Condition Register field and logical instructions, and the system call instructions for PowerPC or the supervisor linkage instructions for POWER family.

## Branch Instructions

Use branch instructions to change the sequence of instruction execution.
Since all branch instructions are on word boundaries, the processor performing the branch ignores bits 30 and 31 of the generated branch target address. All branch instructions can be used in unprivileged state.

A branch instruction computes the target address in one of four ways:

- Target address is the sum of a constant and the address of the branch instruction itself.
- Target address is the absolute address given as an operand to the instruction.
- Target address is the address found in the Link Register.
- Target address is the address found in the Count Register.

Using the first two of these methods, the target address can be computed sufficiently ahead of the branch instructions to prefetch instructions along the target path.

Using the third and fourth methods, prefetching instructions along the branch path is also possible provided the Link Register or the Count Register is loaded sufficiently ahead of the branch instruction.

The branch instructions include Branch Unconditional and Branch Conditional. In the various target forms, branch instructions generally either branch unconditionally only, branch unconditionally and provide a return address, branch conditionally only, or branch conditionally and provide a return address. If a branch instruction has the Link bit set to 1, then the Link Register is altered to store the return address for use by an invoked subroutine. The return address is the address of the instruction immediately following the branch instruction.

The assembler supports various extended mnemonics for branch instructions that incorporate the BO field only or the BO field and a partial BI field into the mnemonics. See Extended Mnemonics of Branch Instructions for more information.

## System Call Instructions

The PowerPC system call instructions are called supervisor call instructions in POWER family. Both types of instructions generate an interrupt for the system to perform a service. The system call and supervisor call instructions are:

- scl (System Call) instruction (PowerPC)
- svd (Supervisor Call) instruction (POWER family)

For more information about how these instructions are different, see Functional Differences for POWER family and PowerPC Instructions.

## Condition Register Instructions

The condition register instructions copy one CR field to another CR field or perform logical operations on CR bits. The assembler supports several extended mnemonics for the Condition Register instructions. See Extended Mnemonics of Condition Register Logical_Instructions for information on extended mnemonics for condition register instructions.

## Fixed-Point Processor

The PowerPC fixed-point processor uses the following registers for nonprivileged instructions.

- Thirty-two 32-bit General-Purpose Registers (GPRs).
- One 32-bit Fixed-Point Exception Register.

The POWER family fixed-point processor uses the following registers for nonprivileged instructions. These registers are:

- Thirty-two 32-bit GPRs
- One 32-bit Fixed-Point Exception Register
- One 32-bit Multiply-Quotient (MQ) Register

The GPRs are the principal internal storage mechanism in the fixed-point processor.

## Fixed-Point Load and Store Instructions

The fixed-point load instructions move information from a location addressed by the effective address (EA) into one of the GPRs. The load instructions compute the EA when moving data. If the storage access does not cause an alignment interrupt or a data storage interrupt, the byte, halfword, or word addressed by the EA is loaded into a target GPR. See Extended_Mnemonics of Fixed-Point Load_Instructions for information on extended mnemonics for fixed-point load instructions.

The fixed-point store instructions perform the reverse function. If the storage access does not cause an alignment interrupt or a data storage interrupt, the contents of a source GPR are stored in the byte, halfword, or word in storage addressed by the EA.

In user programs, load and store instructions which access unaligned data locations (for example, an attempt to load a word which is not on a word boundary) will be executed, but may incur a performance penalty. Either the hardware performs the unaligned operation, or an alignment interrupt occurs and an operating system alignment interrupt handler is invoked to perform the unaligned operation.

## Fixed-Point Load and Store with Update Instructions

Load and store instructions have an "update" form, in which the base GPR is updated with the EA in addition to the regular move of information from or to memory.

For POWER family load instructions, there are four conditions which result in the EA not being saved in the base GPR:

1. The GPR to be updated is the same as the target GPR. In this case, the updated register contains data loaded from memory.
2. The GPR to be updated is GPR 0 .
3. The storage access causes an alignment interrupt.
4. The storage access causes a data storage interrupt.

For POWER family store instructions, conditions 2,3 , and 4 result in the EA not being saved into the base GPR.

For PowerPC load and store instructions, conditions 1 and 2 above result in an invalid instruction form.
In user programs, load and store with update instructions which access an unaligned data location will be performed by either the hardware or the alignment interrupt handler of the underlying operating system. An alignment interrupt will result in the EA not being in the base GPR.

## Fixed-Point String Instructions

The Fixed-Point String instructions allow the movement of data from storage to registers or from registers to storage without concern for alignment. These instructions can be used for a short move between arbitrary storage locations or to initiate a long move between unaligned storage fields. Load String Indexed and Store String Indexed instructions of zero length do not alter the target register.

## Fixed-Point Address Computation Instructions

There are several address computation instructions in POWER family. These are merged into the arithmetic instructions for PowerPC.

## Fixed-Point Arithmetic Instructions

The fixed-point arithmetic instructions treat the contents of registers as 32 -bit signed integers. Several subtract mnemonics are provided as extended mnemonics of addition mnemonics. See Extended Mnemonics of Fixed-Point Arithmetic Instructions for information on these extended mnemonics.

There are differences between POWER family and PowerPC for all of the fixed-point divide instructions and for some of the fixed-point multiply instructions. To assemble a program that will run on both architectures, the milicode routines for division and multiplication should be used. See using Milicode Boutines for information on the available milicode routines.

## Fixed-Point Compare Instructions

The fixed-point compare instructions algebraically or logically compare the contents of register RA with one of the following:

- The sign-extended value of the SI field
- The UI field
- The contents of register RB

Algebraic comparison compares two signed integers. Logical comparison compares two unsigned integers.
There are different input operand formats for POWER family and PowerPC. A new operand, the $L$ field, is added for PowerPC. There are also invalid instruction form restrictions for PowerPC. The assembler checks for invalid instruction forms in PowerPC assembly modes.

Extended mnemonics for fixed-point compare instructions are discussed in Extended_Mnemonics od Fixed-Point Compare Instructions.

## Fixed-Point Trap Instructions

Fixed-point trap instructions test for a specified set of conditions. Traps can be defined for events that should not occur during program execution, such as an index out of range or the use of an invalid character. If a defined trap condition occurs, the system trap handler is invoked to handle a program interruption. If the defined trap conditions do not occur, normal program execution continues.

The contents of register RA are compared with the sign-extended SI field or with the contents of register RB, depending on the particular trap instruction. In 32-bit implementations, only the contents of the low-order 32 bits of registers RA and RB are used in the comparison.

The comparison results in five conditions that are ANDed with the T0 field. If the result is not 0 , the system trap handler is invoked. The five resulting conditions are:
TO Field Bit
0
1
2
3
4
ANDed with Condition
Less than
Greater than
Equal
Logically less than
Logically greater than

Extended mnemonics for the most useful TO field values are provided, and a standard set of codes is provided for the most common combinations of trap conditions. See Extended Mnemonics of Fixed-Point Trap Instructions for information on these extended mnemonics and codes.

## Fixed-Point Logical Instructions

Fixed-point logical instructions perform logical operations in a bit-wise fashion. The extended mnemonics for the no-op instruction and the OR and NOR instructions are discussed in Extended Mnemonics of Fixed-Pمint لـgical_Instructions.

## Fixed-Point Rotate and Shift Instructions

The fixed-point processor performs rotate operations on data from a GPR. These instructions rotate the contents of a register in one of the following ways:

- The result of the rotation is inserted into the target register under the control of a mask. If the mask bit is 1 , the associated bit of the rotated data is placed in the target register. If the mask bit is 0 , the associated data bit in the target register is unchanged.
- The result of the rotation is ANDed with the mask before being placed into the target register.

The rotate left instructions allow (in concept) right-rotation of the contents of a register. For 32-bit implementations, an $n$-bit right-rotation can be performed by a left-rotation of 32-n.

The fixed-point shift instructions logically perform left and right shifts. The result of a shift instruction is placed in the target register under the control of a generated mask.

Some POWER family shift instructions involve the MQ register. This register is also updated.

Extended mnemonics are provided for extraction, insertion, rotation, shift, clear, and clear left and shift left operations. See Extended Mnemonics of Fixed-Point Rotate and Shift Instructions for information on these mnemonics.

## Fixed-Point Move to or from Special-Purpose Registers Instructions

Several instructions move the contents of one Special-Purpose Register (SPR) into another SPR or into a General-Purpose Register (GPR). These instructions are supported by a set of extended mnemonics that have each SPR encoding incorporated into the extended mnemonic. These include both nonprivileged and privileged instructions.

Note: The SPR field length is 10 bits for PowerPC and 5 bits for POWER family. To maintain source-code compatibility for POWER family and PowerPC, the low-order 5 bits and high-order 5 bits of the SPR number must be reversed prior to being used as the input operand to the mfspr instruction or the mtspr instruction. The numbers defined in the encoding tables for the mfspr and mtspr instructions have already had their low-order 5 bits and high-order 5 bits reversed. When using the $\mathbf{d b x}$ command to debug a program, remember that the low-order 5 bits and high-order 5 bits of the SPR number are reversed in the output from the $\mathbf{d b x}$ command.

There are different sets of SPRs for POWER family and PowerPC. Encodings for the same SPRs are identical for POWER family and PowerPC except for moving from the DEC (Decrement) SPR.

Moving from the DEC SPR is privileged in PowerPC, but nonprivileged in POWER family. One bit in the SPR field is 1 for privileged operations, but 0 for nonprivileged operations. Thus, the encoding number for the DEC SPR for the mfdec instruction has different values in PowerPC and POWER family. The DEC encoding number is 22 for PowerPC and 6 for POWER family. If the mfdec instruction is used, the
assembler determines the DEC encoding based on the current assembly mode. The following list shows the assembler processing of the mfdec instruction for each assembly mode value:

- If the assembly mode is pwr, pwr2, or 601, the DEC encoding is 6 .
- If the assembly mode is ppc, 603, or $\mathbf{6 0 4}$, the DEC encoding is 22 .
- If the default assembly mode, which treats POWER family/PowerPC incompatibility errors as instructional warnings, is used, the DEC encoding is 6 . Instructional warning 158 reports that the DEC SPR encoding 6 is used to generate the object code. The warning can be suppressed with the -W flag.
- If the assembly mode is any, the DEC encoding is 6 . If the -w flag is used, a warning message (158) reports that the DEC SPR encoding 6 is used to generate the object code.
- If the assembly mode is com, an error message reports that the mfdec instruction is not supported. No object code is generated. In this situation, the mfspr instruction must be used to encode the DEC number.

For more information on SPR encodings, see Extended Mnemonics of Moving from or to Special-Purpose Registers.

## Floating-Point Processor

The POWER family and PowerPC floating-point processors have the same register set for nonprivileged instructions. The registers are:

- Thirty-two 64-bit floating-point registers
- One 32-bit Floating-Point Status and Control Register (FPSCR)

The floating-point processor provides high-performance execution of floating-point operations. Instructions are provided to perform arithmetic, comparison, and other operations in floating-point registers, and to move floating-point data between storage and the floating-point registers.

PowerPC and POWER2 also support conversion operations in floating-point registers.

## Floating-Point Numbers

A floating-point number consists of a signed exponent and a signed significand, and expresses a quantity that is the product of the signed fraction and the number $\mathbf{2}^{* *}$ exponent. Encodings are provided in the data format to represent:

- Finite numeric values
- +- Infinity
- Values that are "Not a Number" (NaN)

Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. They may be used to indicate uninitialized variables and can be produced by certain invalid operations.

## Interpreting the Contents of a Floating-Point Register

There are thirty-two 64-bit floating-point registers, numbered from floating-point register 0-31. All floating-point instructions provide a 5 -bit field that specifies which floating-point registers to use in the execution of the instruction. Every instruction that interprets the contents of a floating-point register as a floating-point value uses the double-precision floating-point format for this interpretation.

All floating-point instructions other than loads and stores are performed on operands located in floating-point registers and place the results in a floating-point register. The Floating-Point Status and Control Register and the Condition Register maintain status information about the outcome of some floating-point operations.

Load and store double instructions transfer 64 bits of data without conversion between storage and a floating-point register in the floating-point processor. Load single instructions convert a stored single floating-format value to the same value in double floating format and transfer that value into a floating-point register. Store single instructions do the opposite, converting valid single-precision values in a floating-point register into a single floating-format value, prior to storage.

## Floating-Point Load and Store Instructions

Floating-point load instructions for single and double precision are provided. Double-precision data is loaded directly into a floating-point register. The processor converts single-precision data to double precision prior to loading the data into a floating-point register, since the floating-point registers support only floating-point double-precision operands.

Floating-point store instructions for single and double precision are provided. Single-precision stores convert floating-point register contents to single precision prior to storage.

POWER2 provides load and store floating-point quad instructions. These are primarily to improve the performance of arithmetic operations on large volumes of numbers, such as array operations. Data access is normally a performance bottleneck for these types of operations. These instructions transfer 128 bits of data, rather than 64 bits, in one load or store operation (that is, one storage reference). The 128 bits of data is treated as two doubleword operands, not as one quadword operand.

## Floating-Point Move Instructions

Floating-point move instructions copy data from one FPR to another, with data modification as described for each particular instruction. These instructions do not modify the FPSCR.

## Floating-Point Arithmetic Instructions

Floating-point arithmetic instructions perform arithmetic operations on floating-point data contained in floating-point registers.

## Floating-Point Multiply-Add Instructions

Floating-point multiply-add instructions combine a multiply operation and an add operation without an intermediate rounding operation. The fractional part of the intermediate product is 106 bits wide, and all 106 bits are used in the add or subtract portion of the instruction.

## Floating-Point Compare Instructions

Floating-point compare instructions perform ordered and unordered comparisons of the contents of two FPRs. The CR field specified by the BF field is set based on the result of the comparison. The comparison sets one bit of the designated CR field to 1 , and sets all other bits to 0 . The Floating-Point Condition Code (FPCC) (bits 16:19) is set in the same manner.

The CR field and the FPCC are interpreted as follows:

| Condition-Register Field and Floating-Point Condition Code Interpretation |  |  |
| :--- | :--- | :--- |
| Bit | Name | Description |
| 0 | FL | $($ FRA $)<($ FRB $)$ |
| 1 | FG | $($ FRA $)>($ FRB $)$ |
| 2 | FE | $($ FRA $)=($ FRB $)$ |


| 3 | FU | (FRA) ? (FRB) (unordered) |
| :--- | :--- | :--- |

## Floating-Point Conversion Instructions

Floating-point conversion instructions are only provided for PowerPC and POWER2. These instructions convert a floating-point operand in an FPR into a 32-bit signed fixed-point integer. The CR1 field and the FPSCR are altered.

## Floating-Point Status and Control Register Instructions

Floating-Point Status and Control Register Instructions manipulate data in the FPSCR.

## Related Information

Echapter 2. Processing_and Storage" on page 11.
PPOWER family and PowerPC Architecture Overview" on page -11.
"Branch Processor" on page 19
"Fixed-Point Processor" on page 20.
PowerPC Architecture.

## $\overline{\text { Chapter 3. Syntax and Semantics }}$

This overview explains the syntax and semantics of assembler language, including the following items:

- Character Set
- Reserved Words
- Line Format
- Statements
- Symbols
- Constants
- Operators
- Expressions


## Character Set

All letters and numbers are allowed. The assembler discriminates between uppercase and lowercase letters. To the assembler, the variables Name and name identify distinct symbols.

Some blank spaces are required, while others are optional. The assembler allows you to substitute tabs for spaces.

The following characters have special meaning in the operating system assembler language:

| , (comma) | Operand separator. Commas are allowed in statements only between operands, for example: |
| :---: | :---: |
|  | a 3,4,5 |
| \# (pound sign) | Comments. All text following a \# to the end of the line is ignored by the assembler. A \# can be the first character in a line, or it can be preceded by any number of characters, blank spaces, or both. For example: |
|  | a $3,4,5$ \# Puts the sum of GPR4 and GPR5 into GPR3. |
| : (colon) | Defines a label. The : always appears immediately after the last character of the label name and defines a label equal to the value contained in the location counter at the time the assembler encounters the label. For example: |
|  | add: a 3,4,5 \# Puts add equal to the address <br> \# where the a instruction is found. |
| ; (semicolon) | Instruction separator. A semicolon separates two instructions that appear on the same line. Spaces around the semicolon are optional. A single instruction on one line does not have to end with a semicolon. |
|  | To keep the assembler listing clear and easily understandable, it is suggested that each line contain only one instruction. For example: |
|  | a 3,4,5 \# These two lines have |
|  | a 4,3,5 \# the same effect as... |
|  | a 3,4,5; a 4,3,5 \# ...this line. |
| \$ (dollar sign) | Refers to the current value in the assembler's current location counter. For example: |
|  | $\begin{array}{ll} \text { dino: } \\ \text { size: } & \text { long } 1,2,3 \\ \$-\operatorname{dino} \end{array}$ |

## Reserved Words

There are no reserved words in the operating system assembler language. The mnemonics for instructions and pseudo-ops are not reserved. They can be used in the same way as any other symbols.

There may be restrictions on the names of symbols that are passed to programs written in other languages.

## Line Format

The assembler supports a free-line format for source lines, which does not require that items be in a particular column position.

For all instructions, a separator character (space or tab) is recommended between the mnemonic and operands of the statement for readability. With the AIX Version 4 assembler, Branch Conditional instructions need a separator character (space or tab) between the mnemonic and operands for unambiguous processing by the assembler. (See Migration_of Branch_Conditional Statements with No Separator after Mnemonid for more information.)

The assembler language puts no limit on the number of characters that can appear on a single input line. If a code line is longer than one line on a terminal, line wrapping will depend on the editor used. However, the listing will only display 512 ASCII characters per line.

Blank lines are allowed; the assembler ignores them.

## Statements

The assembler language has three kinds of statements: instruction statements, pseudo-operation statements, and null statements. The assembler also uses separator characters, labels, mnemonics, operands, and comments.

## Instruction Statements and Pseudo-Operation Statements

An instruction or pseudo-op statement has the following syntax:
[label:] mnemonic [operand1[,operand2...]] [\# comment]
The assembler recognizes the end of a statement when one of the following appears:

- An ASCII new-line character
- A \# (pound sign) (comment character)
- A ; (semicolon)


## Null Statements

A null statement does not have a mnemonic or any operands. It can contain a label, a comment, or both. Processing a null statement does not change the value of the location counter.

Null statements are useful primarily for making assembler source code easier for people to read.
A null statement has the following syntax:
[label:] [\# comment]
The spaces between the label and the comment are optional.
If the null statement has a label, the label receives the value of the next statement, even if the next statement is on a different line. The assembler gives the label the value contained in the current location counter. For example:
here:

$$
\text { a } 3,4,5
$$

is synonymous with
here: a 3,4,5
Note: Certain pseudo-ops (Lcsect, comm, and laomm, for example) may prevent a null statement's label from receiving the value of the address of the next statement.

## Separator Characters

The separator characters are spaces, tabs, and commas. Commas separate operands. Spaces or tabs separate the other parts of a statement. A tab can be used wherever a space is shown in this book.

The spaces shown in the syntax of an instruction or pseudo-op are required.
Branch Conditional instructions need a separator character (space or tab) between the mnemonic and operands for unambiguous processing by the assembler. (See Migration of Branch Conditional Statements with No Separator after Mnemonid for more information.)

Optionally, you can put one or more spaces after a comma, before a pound sign (\#), and after a \#.

## Labels

The label entry is optional. A line may have zero, one, or more labels. Moreover, a line may have a label but no other contents.

To define a label, place a symbol before the : (colon). The assembler gives the label the value contained in the assembler's current location counter. This value represents a relocatable address. For example:

```
subtr: sf 3,4,5
# The label subtr: receives the value
# of the address of the sf instruction.
# You can now use subtr in subsequent statements
# to refer to this address.
```

If the label is in a statement with an instruction that causes data alignment, the label receives its value before the alignment occurs. For example:

```
# Assume that the location counter now
# contains the value of }98
place: .long expr
# When the assembler processes this statement, it
# sets place to address 98. But the .long is a pseudo-op that
# aligns expr on a fullword. Thus, the assembler puts
# expr at the next available fullword boundary, which is
# address 100. In this case, place is not actually the address
# at which expr is stored; referring to place will not put you
# at the location of expr.
```


## Mnemonics

The mnemonic field identifies whether a statement is an instruction statement or a pseudo-op statement. Each mnemonic requires a certain number of operands in a certain format.

For an instruction statement, the mnemonic field contains an abbreviation like (Add Immediate) or si (Subtract From). This mnemonic describes an operation where the system microprocessor processes a
single machine instruction that is associated with a numerical operation code (op code). All instructions are 4 bytes long. When the assembler encounters an instruction, the assembler increments the location counter by the required number of bytes.

For a pseudo-op statement, the mnemonic represents an instruction to the assembler program itself. There is no associated op code, and the mnemonic does not describe an operation to the processor. Some pseudo-ops increment the location counter; others do not. See the Pseudo-ops_Overview for a list of pseudo-ops that change the location counter.

## Operands

The existence and meaning of the operands depends on the mnemonic used. Some mnemonics do not require any operands. Other mnemonics require one or more operands.

The assembler interprets each operand in context with the operand's mnemonic. Many operands are expressions that refer to registers or symbols. For instruction statements, operands can be immediate data directly assembled into the instruction.

## Comments

Comments are optional and are ignored by the assembler. Every line of a comment must be preceded by a \# (pound sign); there is no other way to designate comments.

## Symbols

A symbol is a single character or combination of characters used as a label or operand.

## Constructing Symbols

Symbols may consist of numeric digits, underscores, periods, uppercase or lowercase letters, or any combination of these. The symbol cannot contain any blanks or special characters, and cannot begin with a digit. Uppercase and lowercase letters are distinct.

If a symbol must contain blank or special characters because of external references, the rename pseudo-op can be used to treat a local name as a synonym or alias for the external reference name.

From the assembler's and loader's perspective, the length of a symbol name is limited only by the amount of storage you have.

Note: Other routines linked to the assembler language files may have their own constraints on symbol length.

With the exception of control section (csect) or Table of Contents (TOC) entry names, symbols may be used to represent storage locations or arbitrary data. The value of a symbol is always a 32-bit quantity.

The following are valid examples of symbol names:

- READER
- XC2345
- result.a
- resultA
- balance_old
- _label9
- .myspot

The following are not valid symbol names:

| 7_sum | (Begins with a digit.) |
| :--- | :--- |
| \#ofcredits | (The \# makes this a comment.) |
| $\mathrm{aa} * 1$ | (Contains $*$, a special character.) |
| IN AREA | (Contains a blank.) |

You can define a symbol by using it in one of two ways:

- As a label for an instruction or pseudo-op
- As the name operand of a sed, comm, Icomm, dsect, csect, or Lrename pseudo-op


## Defining a Symbol with a Label

You can define a symbol by using it as a label. For example:

|  | .using | dataval[RW],5 |
| :--- | :--- | :--- |
| loop: | bgt | cont |
| . |  |  |
| • |  |  |
| cont: | bdz | loop |
|  | 1 | 3, dataval |
| . | a | $4,3,4$ |
| . |  |  |
| .csect dataval[RW] |  |  |
| dataval: | .short | 10 |

The assembler gives the value of the location counter at the instruction or pseudo-op's leftmost byte. In the example here, the object code for the I instruction contains the location counter value for dataval.

At run time, an address is calculated from the dataval label, the offset, and GPR 5, which needs to contain the address of csect dataval [RW]. In the example, the instruction uses the 16 bits of data stored at the dataval label's address.

The value referred to by the symbol actually occupies a memory location. A symbol defined by a label is a relocatable value.

The symbol itself does not exist at run time. However, you can change the value at the address represented by a symbol at run time if some code changes the contents of the location represented by the dataval label.

## Defining a Symbol with a Pseudo-op

Use a symbol as the name operand of a set pseudo-op to define the symbol. This pseudo-op has the format:

```
.set name,exp
```

The assembler evaluates the exp operand, then assigns the value and type of the exp operand to the symbol name. When the assembler encounters that symbol in an instruction, the assembler puts the symbol's value into the instruction's object code.

For example:
.set number,10
ai 4,4,number
In the preceding example, the object code for the instruction contains the value assigned to number, that is, 10 .

The value of the symbol is assembled directly into the instruction and does not occupy any storage space. A symbol defined with a .set pseudo-op can have an absolute or relocatable type, depending on the type of the exp operand. Also, because the symbol occupies no storage, you cannot change the value of the symbol at run time; reassembling the file will give the symbol a new value.

A symbol also can be defined by using it as the name operand of a comm, Icomm, csect, Ldsect, or rename pseudo-op. Except in the case of the .dsect pseudo-op, the value assigned to the symbol describes storage space.

## CSECT Entry Names

A symbol can also be defined when used as the qualname operand of the csect pseudo-op. When used in this context, the symbol is defined as the name of a csect with the specified storage mapping class. Once defined, the symbol takes on a storage mapping class that corresponds to the name qualifier.

A qualname operand takes the form of:
symbo![XX]
OR
symbol\{ $X X\}$
where $X X$ is the storage mapping class.
For more information, see the csect pseudo-op.

## The Special Symbol TOC

Provisions have been made for the special symbol TOC. In XCOFF format modules, this symbol is reserved for the TOC anchor, or the first entry in the TOC. The symbol TOC has been predefined in the assembler so that the symbol TOC can be referred to if its use is required. The .toc pseudo-op creates the TOC anchor entry. For example, the following data declaration declares a word that contains the address of the beginning of the TOC:
.long TOC[TC0]

This symbol is undefined unless a .toc pseudo-op is contained within the assembler file.
For more information, see the tod pseudo-op.

## TOC Entry Names

A symbol can be defined when used as the Name operand of the .tc pseudo-op. When used in this manner, the symbol is defined as the name of a TOC entry with a storage mapping class of TC.

The Name operand takes the form of:

## symbol[TC]

For more information, see the to pseudo-op.

## Using a Symbol before Defining It

It is possible to use a symbol before you define it. Using a symbol and then defining it later in the same file is called forward referencing. For example, the following is acceptable:

```
# Assume that GPR 6 contains the address of .csect data[RW].
    1 5,ten(6)
    .csect data[RW]
    ten: .long 10
```

If the symbol is not defined in the file in which it occurs, it may be an external symbol or an undefined symbol. When the assembler finds undefined symbols, it gives an error message unless the -u flag of the as command is used to suppress this error message. External symbols may be declared in a statement using the Lextern pseudo-op.

## Declaring an External Symbol

If a local symbol is used that is defined in another module, the .extern pseudo-op is used to declare that symbol in the local file as an external symbol. Any undefined symbols that do not appear in a statement with the .extern or globl pseudo-op will be flagged with an error.

## Constants

The assembler language provides four kinds of constants:

- Arithmetic constants
- Character constants
- Symbolic constants
- String constants

When the assembler encounters an arithmetic or character constant being used as an instruction's operand, the value of that constant is assembled into the instruction. When the assembler encounters a symbol being used as a constant, the value of the symbol is assembled into the instruction.

## Arithmetic Constants

The assembler language provides four kinds of arithmetic constants:

- Decimal
- Octal
- Hexadecimal
- Floating point

In 32-bit mode, the largest signed positive integer number that can be represented is the decimal value (2**31) - 1. The largest negative value is $-\left(2^{* *} 31\right)$. In 64 -bit mode, the largest signed positive integer number that can be represented is (2**63)-1. The largest negative value is $-\left(2^{* *} 63\right)$. Regardless of the base (for example, decimal, hexadecimal, or octal), the assembler regards integers as 32-bit constants.

The interpretation of a constant is dependent upon the assembly mode. In 32-bit mode, the AIX 4.3 assembler behaves in the same manner as in AIX 4.2 and prior: the assembler regards integers as 32-bit constants. In 64-bit mode, all constants are interpreted as 64-bit values. This may lead to results that differ from expectations. For example, in 32-bit mode, the hexadecimal value 0xFFFFFFFFF is equivalent to the decimal value of " -1 ". In 64-bit mode, however, the decimal equivalent is 4294967295 . To obtain the value $"-1 "$ the hexadecimal constant 0xFFFF_FFFF_FFFF_FFFF (or the octal equivalent), or the decimal value -1 , should be used.

In both 32-bit and 64-bit mode, the result of integer expressions may be truncated if the size of the target storage area is too small to contain an expression result. (In this context, truncation refers to the removal of the excess most-significant bits.)

To improve readability of large constants, especially 64-bit values, the assembler will accept constants containing the underscore ("_") character. The underscore may appear anywhere within the number except the first numeric position. For example, consider the following table:

| Constant Value | Valid/Invalid? |
| :--- | :--- |
| $\mathbf{1}$ _800_500 | Valid |
| 0xFFFFFFFFF_00000000 | Valid |
| 0b111010_00100_00101_00000000001000_00 | Valid (this is the "Id 4,8(5)" instruction) |
| 0x_FFFF | Invalid |

The third example shows a binary representation of an instruction where the underscore characters are used to delineate the various fields within the instruction. The last example contains a hexadecimal prefix, but the character immediately following is not a valid digit; the constant is therefore invalid.

## Arithmetic Evaluation

In 32-bit mode, arithmetic evaluation takes place using 32-bit math. For the .llong pseudo-op, which is used to specify a 64-bit quantity, any evaluation required to initialize the value of the storage area uses 32-bit arithmetic.

For 64-bit mode, arithmetic evaluation uses 64-bit math. No sign extension occurs, even if a number might be considered negative in a 32-bit context. Negative numbers must be specified using decimal format, or (for example, in hexadecimal format) by using a full complement of hexadecimal digits (16 of them).

## Decimal Constants

Base 10 is the default base for arithmetic constants. If you want to specify a decimal number, type the number in the appropriate place:
ai $5,4,10$
\# Add the decimal value 10 to the contents
\# of GPR 4 and put the result in GPR 5.
Do not prefix decimal numbers with a 0 . A leading zero indicates that the number is octal.

## Octal Constants

To specify that a number is octal, prefix the number with a 0 :
ai 5,4,0377
\# Add the octal value 0377 to the contents
\# of GPR 4 and put the result in GPR 5.

## Hexadecimal Constants

To specify a hexadecimal number, prefix the number with 0 X or $0 x$. You can use either uppercase or lowercase for the hexadecimal numerals A through F.
ai 5,4,0xF
\# Add the hexadecimal value 0xF to the
\# contents of GPR 4 and put the result
\# in GPR 5.

## Binary Constants

To specify a binary number, prefix the number with 0 B or 0 b .

```
ori 3,6,0b0010 0001
# OR (the decimal value) }33\mathrm{ with the
# contents of GPR 6 and put the result
# in GPR 3.
```


## Floating-Point Constants

A floating-point constant has the following components in the specified order:

| Integer Part | Must be one or more digits. |
| :--- | :--- |
| Decimal Point | . (period). Optional if no fractional part follows. |
| Fraction Part | Must be one or more digits. The fraction part is optional. |
| Exponent Part | Optional. Consists of an e or E, possibly followed by a + or - , followed by one or more <br> digits. |

For assembler input, you can omit the fraction part. For example, the following are valid floating-point constants:

- 0.45
- $1 \mathrm{e}+5$
- 4E-11
- 0.99E6
- $357.22 e 12$

Floating-point constants are allowed only where fcon expressions are found.
There is no bounds checking for the operand.

Note:Prior to AIX 4.3, the atof subroutine is called to get the floating-point number from input. In AIX 4.3, the assembler uses the strtold subroutine to perform the conversion to floating point. Check current documentation for restrictions and return values.

## Character Constants

To specify an ASCII character constant, prefix the constant with a' (single quotation mark). Character constants can appear anywhere an arithmetic constant is allowed, but you can only specify one character constant at a time. For example 'A represents the ASCII code for the character A.

Character constants are convenient when you want to use the code for a particular character as a constant, for example:
cal 3, 'X(0)
\# Loads GPR 3 with the ASCII code for
\# the character X (that is, $0 \times 58$ ).
\# After the cal instruction executes, GPR 3 will
\# contain binary
\# 0x0000 0000000000000000000001011000.

## Symbolic Constants

A symbol can be used as a constant by giving the symbol a value. The value can then be referred to by the symbol name, instead of by using the value itself.

Using a symbol as a constant is convenient if a value occurs frequently in a program. Define the symbolic constant once by giving the value a name. To change its value, simply change the definition (not every reference to it) in the program. The changed file must be reassembled before the new symbol constant is valid.

A symbolic constant can be defined by using it as a label or by using it in a set statement.

## String Constants

String constants differ from other types of constants in that they can be used only as operands to certain pseudo-ops, such as the Lrename, Lbyte, or Lstring pseudo-ops.

The syntax of string constants consists of any number of characters enclosed in "" (double quotation marks):
"any number of characters"
To use a " in a string constant, use double quotation marks twice. For example:
"a double quote character is specified like this "" "

## Operators

All operators evaluate from left to right except for the unary operators, which evaluate from right to left.
The assembler provides the following unary operators:

```
\(+\quad\) unary positive
```

- unary negative
one's complement (unary)

The assembler provides the following binary operators:

* multiplication

I division
> right shift
$<\quad$ left shift
I bitwise inclusive or
\& bitwise AND
bitwise exclusive or

+ addition
- subtraction

Parentheses can be used in expressions to change the order in which the assembler evaluates the expression. Operations within parentheses are performed before operations outside parentheses. Where nested parentheses are involved, processing starts with the innermost set of parentheses and proceeds outward.

## Operator Precedence

Operator precedence for 32-bit expressions is shown in the following figure.
Table 1.
Highest Priority

```
    ( )
    unary -, unary +,
    * l < >
        *
    +
```

Lowest Priority

In 32-bit mode, all the operators perform 32-bit signed integer operations. In 64-bit mode, all computations are performed using 64-bit signed integer operations.

The division operator produces an integer result; the remainder has the same sign as the dividend. For example:

| Operation | Result | Remainder |
| :--- | :--- | :--- |
| $8 / 3$ | 2 | 2 |
| $8 /-3$ | -2 | 2 |
| $(-8) / 3$ | -2 | -2 |
| $(-8) /(-3)$ | 2 | -2 |

The left shift (<) and right shift (>) operators take an integer bit value for the right-hand operand. For example:
. set mydata,1
. set newdata,mydata<2
\# Shifts 1 left 2 bits.
\# Assigns the result to newdata.

## Related Information

ECharacter Set" on page 27
Reserved Words" on page 27
Uine Format" on page 28
"Statements" on page 28
"Symbols" on page 30
Constants" on page 33

## Expressions

The atof subroutine.
The comm pseudo-op, csect pseudo-op, double pseudo-op, dsect pseudo-op, float pseudo-op, lcomm pseudo-op, ltc pseudo-op, tod pseudo-op, tocof pseudo-op.

## Expressions

A term is the smallest element that the assembler parser can recognize when processing an expression. Each term has a value and a type. An expression is formed by one or more terms. The assembler evaluates each expression into a single value, and uses that value as an operand. Each expression also has a type. If an expression is formed by one term, the expression has the same type as the type of the term. If an expression consists of more than one term, the type is determined by the expression handler according to certain rules applied to all the types of terms contained in the expression. Expression types are important because:

- Some pseudo-ops and instructions require expressions with a particular type.
- Only certain operators are allowed in certain types of expressions.


## Object Mode Considerations

AIX 4.3 adds an additional aspect to assemly language expressions: that of the object mode and relocation vs. the size of the data value being calculated. In 32-bit mode, relocation is applied to 32-bit quantities; expressions resulting in a requirement for relocation (for example, a reference to an external symbol) can not have their value stored in any storage area other than a word. As the 4.3 assembler has added the .llong pseudo-op, it is worthwhile to point out that expressions used to initialize the contents of
a .llong may not require relocation. In 64-bit mode, relocation is applied to double-word quantities. Thus, expression results that require relocation can not have their value stored in a location smaller than a double-word.

Arithmetic evaluations of expressions in 32-bit mode is consistent with the behavior found in prior releases of the assembler. Integer constants are considered to be 32-bit quantities, and the calculations are 32-bit calculations. In 64-bit mode constants are 64-bit values, and expressions are evaluated using 64-bit calculations.

## Types and Values of Terms

The following is a list of all the types of terms and an abbreviated name for each type:

- Absolute ( $($ _ABS)
- Relocatable (F_RFL)
- External relocatable (F EXT)
- TOC-relative relocatable (F_TRFI)
- TOCOF relocatable (F TOCOF)


## Absolute Terms

A term is absolute if its value does not change upon program relocation. In other words, a term is absolute if its value is independent of any possible code relocation operation.

An absolute term is one of the following items:

- A constant (including all the kinds of constants defined in Constants ).
- A symbol set to an absolute expression.

The value of an absolute term is the constant value.

## Relocatable Terms

A term is relocatable if its value changes upon program relocation. The value of a relocatable term depends on the location of the control section containing it. If the control section moves to a different storage location (for example, a csect is relocated by the binder at bind time), the value of the relocatable term changes accordingly.

A relocatable term is one of the following items:

- A label defined within a csect that does not have TD or TC as its Storage Mapping Class (SMC)
- A symbol set to a relocatable expression
- A label defined within a dsect
- A dsect name
- A location counter reference (which uses $\$$, the dollar sign)

If it is not used as a displacement for a D-form instruction, the value of a csect label or a location counter reference is its relocatable address, which is the sum of the containing csect address and the offset relative to the containing csect. If it is used as a displacement for a D-form instruction, the assembler implicitly subtracts the containing csect address so that only the the offset is used for the displacement. A csect address is the offset relative to the beginning of the first csect of the file.

A dsect is a reference control section that allows you to describe the layout of data in a storage area without actually reserving any storage. A dsect provides a symbolic format that is empty of data. The assembler does assign location counter values to the labels that are defined in a dsect. The values are the offsets relative to the beginning of the dsect. The data in a dsect at run time can be referenced symbolically by using the labels defined in a dsect.

Relocatable terms based on a dsect location counter (either the dsect name or dsect labels) are meaningful only in the context of a .using statement. Since this is the only way to associate a base address with a dsect, the addressability of the dsect is established in combination with the storage area.

A relocatable term may be based on any control section, either csect or dsect, in all the contexts except if it is used as a relocatable address constant. If a csect label is used as an address constant, it represents a relocatable address, and its value is the offset relative to the csect plus the address of the csect. A dsect label cannot be used as a relocatable address constant since a dsect is only a data template and has no address.

If two dsect labels are defined in the same dsect, their difference can be used as an absolute address constant.

## External Relocatable Terms

A term is external relocatable (E_EXT) if it is an external symbol (a symbol not defined, but declared within the current module, or defined in the current module and globally visible), a csect name, or a TOC entry name.

This term is relocatable because its value will change if it, or its containing control section, is relocated.

An external relocatable term or expression cannot be used as the operand of a .set pseudo-op.
An external relocatable term is one of the following items:

- A symbol defined with the .comm pseudo-op
- A symbol defined with the .Icomm pseudo-op
- A csect name
- A symbol declared with the .globl pseudo-op
- A TOC entry name
- An undefined symbol declared with the .extern pseudo-op

Except for the undefined symbol, if this term is not used as a displacement for a D-form instruction, its value is its relocatable address, which is the offset relative to the begining of the first csect in the file. If it is used as a displacement for a D-form instruction, the assembler implicitly subtracts the containing csect address (except for a TOC entry name), usually producing a zero displacement because the csect address is subtracted from itself. If a TOC entry name is used as a displacement for a D-form instruction, the assembler implicitly subtracts the address of the TOC anchor, so the offset relative to the TOC anchor is the displacement.

An undefined symbol cannot be used as a displacement for a D-form instruction. In other cases, its value is zero.

## TOC-Relative Relocatable Terms

A term is TOC-relative relocatable (E_TREL) if it is a label contained within the TOC.
This type of term is relocatable since its value will change if the TOC is relocated.
A TOC-relative relocatable term is one of the following items:

- A label on a .tc pseudo-op
- A label defined within a csect that has TD or TC as its storage mapping class.

If this term is not used as a displacement for a D-form instruction, its value is its relocatable addresss, which is the sum of the offset relative to the TOC and the TOC anchor address. If it is used as a displacement for a D-form instruction, the assembler implicitly subtracts the TOC anchor address, so the offset relative to the TOC anchor is the displacement.

## TOCOF Relocatable Terms

A term has TOCOF relocatable (E_TOCOF) type if it is the first operand of a .tocof pseudo-op.
This type of term has a value of zero. It cannot be used as a displacement for a D-form instruction. It cannot participate in any arithmetic operation.

## Types and Values of Expressions

Expressions can have all the types that terms can have. An expression with only one term has the same type as its term. Expressions can also have restricted external relocatable (E_REXT) type, which a term cannot have because this type requires at least two terms.

## Restricted External Relocatable Expressions

An expression has restricted external relocatable (E_REXT) type if it contains two relocatable terms that are defined in different control sections (terms not meeting the requirements for paired relocatable terms, as defined in Expression Type of Combined Expressions ) and have opposite signs.

The following are examples of combinations of relocatable terms that produce an expression with restricted external relocatable type:

- <E_EXT> - <E_EXT>
- <E_REL> - <E_REL>
- <E_TREL> - <E_TREL>
- <E_EXT> - <E_REL>
- <E_REL> - <E_EXT>
- <E_EXT> - <E_TREL>
- <E_TREL> - <E_REL>

The value assigned to an expression of this type is based on the results of the assembler arithmetic evaluation of the values of its terms. When participating in an arithmetic operation, the value of a term is its relocatable address.

## Combination Handling of Expressions

Terms within an expression can be combined with binary operators. Also, a term can begin with one or more unary operators. The assembler expression handler evaluates and determines the resultant expression type, value, and relocation table entries.

## Expression Value Calculations

The following rules apply when calculating a value:

- If it is participating in an arithmetic operation, the value of an absolute term is its constant value, and the value of a relocatable term (E_EXT, E_REL, or E_TREL) is its relocatable address.
- If the resultant expression is used as a displacement in a D-form instruction, the assembler implicitly subtracts the containing csect address from the final result for expressions of type E_EXT or E_REL, or subtracts the TOC anchor address for expressions of type E_TREL. There is no implicit subtracting for expressions with E_ABS or E_REXT type.


## Object File Relocation Table Entries of Expressions

The assembler applies the following rules when determining the requirements for object file relocation table entries for an exression.

- When an expression is used in a data definition, TOC entry definition, or a branch target address, it may require from zero to two relocation table entries (RLDs) depending on the resultant type of the expression.
- E_ABS requires zero relocation entries.
- E_REL requires one relocation entry, except that a dsect name or a dsect label does not require a relocation entry.
- E_EXT requires one relocation entry
- E_REXT requires two relocation entries
- E_TREL requires one relocation entry
- E_TOCOF requires one relocation entry
- When an expression is used as a displacement within a D-form instruction operand, only E_TREL and E_REXT expressions have relocation entries. They each require one relocation entry.


## Expression Type of Combined Expressions

The assembler applies the following rules when determining the type of a combined expression.
Combining Expressions with Group 1 Operators: The following operators belong to group \#1:

- *, I, >, <, I, \&,

Operators in group \#1 have the following rules:

- <E_ABS> <op1> <E_ABS> ==> E_ABS
- Applying an operator in group \#1 to any type of expression other than an absolute expression produces an error.

Combining Expressions with Group 2 Operators: The following operators belong to group \# 2:

- +, -

Operators in group \# 2 have the following rules:

- <E_ABS> <op2> <E_ABS> ==> E_ABS
- <E_ABS> <op2> <E_REXT> ==> E_REXT
- <E_REXT> <op2> <E_ABS> ==> E_REXT
- <E_ABS> <op2> <E_TOCOF> ==> an error
- <E_TOCOF> <op2> <E_ABS> ==> an error
- <non E_ABS> <op2> <E_REXT> ==> an error
- <E_REXT> <op2> < non E_ABS> ==> an error
- <E_ABS> - <E_TREL> ==> an error
- Unary + and - are treated the same as the binary operators with absolute value 0 (zero) as the left term.
- Other situations where one of the terms is not an absolute expression require more complex rules.

The following definitions will be used in later discussion:

| paired relocatable terms | Have opposite signs and are defined in the same section. The value represented by <br> paired relocatable terms is absolute. The result type for paired relocatable terms is <br> E_ABS. Paired relocatable terms are not required to be contiguous in an expression. Two |
| :--- | :--- |
| relocatable terms cannot be paired if they are not defined in the same section. A |  |
| E_TREL term can be paired with another E_TREL term or E_EXT term, but cannot be |  |
| paired with a E_REL term (because they will never be in the same section). A E_EXT or |  |
| E_REL term can be paired with another E_EXT or E_REL term. A E_REXT term cannot be |  |
| paired with any term. |  |
| Have opposite signs and point to the same symbol table entry. Any term can have its |  |
| opposite terms | opposite term. The value represented by opposite terms is zero. The result type for <br> opposite terms is almost identical to E_ABS, except that a relocation table entry (RLD) <br> with a type R_REF is generated when it is used for data definition. Opposite terms are <br> not required to be contiguous in an expression. |

The main difference between opposite terms and paired relocatable terms is that paired relocatable terms do not have to point to the same table entry, although they must be defined in the same section.

In the following example L1 and -L1 are opposite terms ; and L1 and -L2 are paired relocatable terms.
.file "f1.s"
.csect Dummy [PR]
ai 10, 20, 30
ai 11, 21, 30
br
.csect A[RW]
.long L1 - L1
.long L1 - L2

The following table shows rules for determining the type of complex combined expressions:

| Type | Conditions for Expression to have Type | Relocation Table Entries |
| :--- | :--- | :--- |
| E_ABS | All the terms of the expression are paired <br> relocatable terms, opposite terms, and absolute <br> terms. | An RLD with type R_REF is generated for each <br> opposite term. |
| E_REXT | The expression contains two unpaired <br> relocatable terms with opposite signs in addition <br> to all the paired relocatable terms, opposite <br> terms, and absolute terms. | Two RLDs, one with a type of R_POS and one <br> with a type of R_NEG, are generated for the <br> unpaired relocatable terms. In addition, an RLD <br> with a type of R_REF is generated for each <br> opposite term. |
| E_REL, E_EXT | The expression contains only one unpaired <br> E_REL or E_RXT term in addition to all the paired <br> relocatable terms, opposite terms, and absolute <br> terms. | If the expression is used in a data definition, one <br> RLD with type R_POS or R_NEG will be <br> generated. In addition, an RLD with type R_REF <br> is generated for each opposite term. |
| E_TREL | The expression contains only one unpaired <br> E_TREL term in addition to all the paired <br> relocatable terms, opposite terms, and absolute <br> terms. | If the expression is used as a displacement in a <br> D-form instruction, one RLD with type R_TOC <br> will be generated, otherwise one RLD with type <br> R_POS or R_NEG will be generated. In addition, <br> an RLD with type R_REF is generated for each <br> opposite term. |
| Error | If the expression contains more than two <br> unpaired relocatable terms, or it contains two <br> unpaired relocatable terms with the same sign, <br> an error is reported. | ( |

The following example illustrates the preceding table:

```
        .file "f1.s"
        .csect A[PR]
L1: ai 10, 20, 30
L2: ai 10, 20, 30
EL1: 1 10, 20(20)
    .extern EL1
    .extern EL2
EL2: 1 10, 20(20)
    .csect B[PR]
BL1: 1 10, 20(20)
BL2: 1 10, 20(20)
    ba 16 + EL2 - L2 + L1 \# Result is E_REL
    1 10, 16+EL2-L2+L1(20) \# No RLD
    . csect C[RW]
BL3: .long BL2 - B[PR] \# Result is E_ABS
    .long BL2 - (L1 - L1) \# Result is E-REL
    . 1 ong 14-(-EL2+BL1) + BL1 - (L2-L1) \# Result is E-REL
    .long 14 + EL2 - BL1 - L2 + L1 \# Result is E_REL
    .long ( \(B[P R]-A[P R]\) ) +32 Result is E_REXT
```


## Related Information

The atof subroutine.
The Comm pseudo-op, csect pseudo-op, double pseudo-op, dsect pseudo-op, float pseudo-op, Icomm pseudo-op, Ltc pseudo-op, Ltod pseudo-op, Locof pseudo-op.

## Chapter 4. Addressing

The addressing articles discuss addressing modes and addressing considerations, including:

- Absolute Addressing
- Absolute Immediate Addressing
- Relative Immediate Addressing
- Explicit-Based Addressing
- Implicit-Based Addressing
- Location Counter


## Absolute Addressing

An absolute address is represented by the contents of a register. This addressing mode is absolute in the sense that it is not specified relative to the current instruction address.

Both the Branch Conditional to Link Register instructions and the Branch Conditional to Count Register instructions use an absolute addressing mode. The target address is a specific register, not an input operand. The target register is the Link Register (LR) for the Branch Conditional to Link Register instructions. The target register is the Count Register (CR) for the Branch Conditional to Count Register instructions. These registers must be loaded prior to execution of the branch conditional to register instruction.

## Absolute Immediate Addressing

An absolute immediate address is designated by immediate data. This addressing mode is absolute in the sense that it is not specified relative to the current instruction address.

For Branch and Branch Conditional instructions, an absolute immediate addressing mode is used if the Absolute Address bit (AA bit) is on.

The operand for the immediate data can be an absolute, relocatable, or external expression.

## Relative Immediate Addressing

Relative immediate addresses are specified as immediate data within the object code and are calculated relative to the current instruction location. All the instructions that use relative immediate addressing are branch instructions. These instructions have immediate data that is the displacement in fullwords from the current instruction location. At execution, the immediate data is sign extended, logically shifted to the left two bits, and added to the address of the branch instruction to calculate the branch target address. The immediate data must be a relocatable expression or an external expression.

## Explicit-Based Addressing

Explicit-based addresses are specified as a base register number, $R A$, and a displacement, $D$. The base register holds a base address. At run time, the processor adds the displacement to the contents of the base register to obtain the effective address. If an instruction does not have an operand form of $D(R A)$, then the instruction cannot have an explicit-based address. Error 159 is reported if the $D(R A)$ form is used for these instructions.

A displacement can be an absolute expression, a relocatable expression, a restricted external expression, or a TOC-relative expression. A displacement can be an external expression only if it is a csect (control section) name or the name of a common block specified defined by a comm pseudo-op.

## Notes:

1. An externalized label is still relocatable, so an externalized label can also be used as a displacement.
2. When a relocatable expression is used for the displacement, no RLD entry is generated, because only the offset from the label (that is, the relocatable expression) for the csect is used for the displacement.

Although programmers must use an absolute expression to specify the base register itself, the contents of the base register can be specified by an absolute, a relocatable, or an external expression. If the base register holds a relocatable value, the effective address is relocatable. If the base register holds an absolute value, the effective address is absolute. If the base register holds a value specified by an external expression, the type of the effective address is absolute if the expression is eventually defined as absolute, or relocatable if the expression is eventually defined as relocatable.

When using explicit-based addressing, remember that:

- GPR 0 cannot be used as a base register. Specifying 0 tells the assembler not to use a base register at all.
- Because $D$ occupies a maximum of 16 bits, a displacement must be in the range $-2^{* *} 15$ to ( $\left.2^{* *} 15\right)-1$. Therefore, the difference between the base address and the address of the item to which reference is made must be less than $2^{* *} 15$ bytes.

Note: $D$ and $R A$ are required for the $D(R A)$ form. The form $0(R A)$ or $D(0)$ may be used, but both the $D$ and $R A$ operands are required. There are two exceptions:

- When $D$ is an absolute expression,
- When $D$ is a restricted external expression.

If the $R A$ operand is missing in these two cases, $D(0)$ is assumed.

## Implicit-Based Addressing

An implicit-based address is specified as an operand for an instruction by omitting the RA operand and writing the using pseudo-op at some point before the instruction. After assembling the appropriate .using and drop pseudo-ops, the assembler can determine which register to use as the base register. At run time, the processor computes the effective address just as if the base were explicitly specified in the instruction.

Implicit-based addresses can be relocatable or absolute, depending on the type of expression used to specify the contents of the $R A$ operand at run time. Usually, the contents of the $R A$ operand are specified with a relocatable expression, thus making a relocatable implicit-based address. In this case, when the object module produced by the assembler is relocated, only the contents of the base register $R A$ will change. The displacement remains the same, so $D(R A)$ still points to the correct address after relocation.

A dsect is a reference control section that allows you to describe the layout of data in a storage area without actually reserving any storage. An implicit-based address can also be made by specifying the contents of $R A$ with a dsect name or a a dsect label, thus associating a base with a dummy section. The value of the $R A$ content is resolved at run time when the dsect is instantiated.

If the contents of the $R A$ operand are specified with an absolute expression, an absolute implicit-based address is made. In this case, the contents of the $R A$ will not change when the object module is relocated.

The assembler only supports relocatable implicit-based addressing.
Perform the following when using implicit-based addressing:

1. Write a .using statement to tell the assembler that one or more general-purpose registers (GPRs) will now be used as base registers.
2. In this .using statement, tell the assembler the value each base register will contain at execution. Until it encounters a .drop pseudo-op, the assembler will use this base register value to process all instructions that require a based address.
3. Load each base register with the previously specified value.

For implicit-based addressing the $R A$ operand is always omitted, but the $D$ operand remains. The $D$ operand can be an absolute expression, a TOC-relative expression, a relocatable expression, or a restricted external expression.

## Notes:

1. When the $D$ operand is an absolute expression or a restricted external expression, the assembler always converts it to $D(0)$ form, so the .using pseudo-op has no effect.
2. The .using and .drop pseudo-ops affect only based addresses.
```
.toc
T.data: .tc data[tc],data[rw]
.csect data[rw]
    foo:.long 2,3,4,5,6
    bar: .long }77
    .csect text[pr]
    .align 2
    1 10,T.data(2) # Loads the address of
                        # csect data[rw] into GPR 10.
    .using data[rw], 10 # Specify displacement.
    l 3,foo # The assembler generates 1 3,0(10)
    1 4,foo+4 # The assembler generates 1 4,4(10)
    1 5,bar # The assembler generates 1 5,20(10)
```

See the using pseudo-op for more information.

## Location Counter

Each section of an assembler language program has a location counter used to assign storage addresses to your program's statements. As the instructions of a source module are being assembled, the location counter keeps track of the current location in storage. You can use a $\$$ (dollar sign) as an operand to an instruction to refer to the current value of the location counter.

## Related Information

Branch Processor .
The bectr or bcc (Branch Conditional to Count Register) instruction, belr or bcr (Branch Conditional Link Register) instruction, bben (Branch) Instruction, bcd (Branch Conditional) instruction.

The using pseudo-op, drop pseudo-op.

## Chapter 5. Assembling and Linking a Program

This section provides information on the following:

- Assembling and Linking a Program
- Understanding Assembler Passes
- Interpreting an Assembler Listing
- Interpreting a Symbol Cross-Reference
- Subroutine Linkage Convention
- Understanding and Programming the TOC
- Running a Program


## Assembling and Linking a Program

Assembly language programs can be assembled with the as command or the cc command. The Id command or the cc command can be used to link assembled programs. This section discusses the following:

- Assembling with the as Command
- Assembling_and _Linking with the cc Command


## Assembling with the as Command

The as command invokes the assembler. The syntax for the as command is:

##  ss [ ListFile ] ][ Lm ModeName ][ Fild ]

The as command reads and assembles the file specified by the File parameter. By convention, this file has a suffix of .s. If no file is specified, the as command reads and assembles standard input. By default, the as command stores its output in a file named a.out. The output is stored in the XCOFD file format.

All flags for the as command are optional.
The command is used to link object files. See the Id command for more information.
The assembler respects the setting of the OBJECT_MODE environment variable. If neither -a32 or -a64 is used, the environment is examined for this variable. If the value of the variable is anything other than the values listed in the following table, an error message is generated and the assembler exits with a non-zero return code. The implied behavior corresponding to the valid settings are as follows:

| OBJECT_MODE=32 | Produce 32-bit object code. The default machine setting is com. |
| :--- | :--- |
| OBJECT_MODE=64 | Produce 64-bit object code (XCOFF64 files). The default machine <br> setting is ppc64. |
| OBJECT_MODE=32_64 | Invalid. |
| OBJECT_MODE=anything else | Invalid. |

## as Command Flags

The following flags are recognized by the as command:

| -a Mode | Specifies the mode in which the as command operates. By default, the as command operates in 32 -bit mode, but the mode can be explicitly set by using the flag -a32 for 32 -bit mode operation or -a64 for 64-bit mode operation. |
| :---: | :---: |
| -o ObjectFile | Writes the output of the assembly process to the specified file instead of to the a.out file. |
| -n Name | Specifies the name that appears in the header of the assembler listing. By default, the header contains the name of the assembler source file. |
| -l[ListFile] | Produces an assembler listing. If you do not specify a file name, a default name is produced by replacing the suffix extension of the source file name with a .Ist extension. (By convention, the source file suffix is a .s.) For example: |
|  | sourcefile.xyz |
|  | produces a default name of: |
|  | sourcefile.1st |
|  | If the source code is from standard input and the Iflag is used without specifying an assembler-listing file name, the listing file name is a.Ist. |
| -s[ListFile] | Indicates whether or not a mnemonics cross-reference for POWER family and PowerPC is included in the assembler listing. If this flag is omitted, no mnemonics cross-reference is produced. If this flag is used, the assembler listing will have POWER family mnemonics if the source contains PowerPC mnemonics, and will have PowerPC mnemonics if the source contains POWER family mnemonics. |
|  | The mnemonics cross-reference is restricted to instructions that have different mnemonics in POWER family and PowerPC, but that have the same op code, function, and input operand format. |
|  | Because the -s flag is used to change the assembler-listing format, it implies the -Iflag. If both option flags are used and different assembler-listing file names (specified by the ListFile variable) are given, the listing file name specified by the ListFile variable used with the - וflag is used. If an assembler-listing file name is not specified with either the -I or -s flag, a default assembler listing file name is produced by replacing the suffix extension of the source file name with a .Ist extension. |
| -u | Accepts an undefined symbol as an extern so that an error message is not displayed. Otherwise, undefined symbols are flagged with error messages. |
| -w | Turns off all warning message reporting, including the instructional warning messages (the POWER family and PowerPC incompatibility warnings). |
| -w | Turns on warning message reporting, including reporting of instructional warning messages (the POWER family and PowerPC incompatibility warnings). |
| Note: When neither -W nor -w is specified, the instructional warnings are reported, but other warnings are suppressed. |  |
| -x[ $X$ CrossFile] | Produces cross-reference output. If you do not specify a file name, a default name is produced by replacing the suffix extension of the source file name with an .xref extension. By convention, the suffix is a .s. For example: |
|  | sourcefile.xyz |
|  | produces a default name of: |

Note: The assembler does not generate an object file when the -x flag is used.

Indicates the assembly mode. This flag has lower priority than the .machine pseudo-op.
If this flag is not used and no .machine pseudo-op is present in the source program, the default assembly mode is used. The default assembly mode has the POWER family/PowerPC intersection as the target environment, but treats all POWER family/PowerPC incompatibility errors (including instructions outside the POWER family/PowerPC intersection and invalid form errors) as instructional warnings.

If an assembly mode that is not valid is specified and no .machine pseudo-op is present in the source program, an error is reported and the default assembly mode is used for instruction validation in pass 1 of the assembler.

If the -m flag is used, the ModeName variable can specify one of the following values:
"" Explicitly specifies the default assembly mode which has the POWER family/PowerPC intersection as the target environment, but treats instructions outside the POWER family/PowerPC intersection and invalid form errors as instructional warnings. A space is required between -m and the null string argument (two double quotation marks).
com Specifies the POWER family/PowerPC intersection mode. A source program can contain only instructions that are common to both POWER family and PowerPC; any other instruction causes an error. Any instruction with an invalid form causes errors, terminates the assembly process, and results in no object code being generated.

Note:Certain POWER family instructions are supported by the PowerPC 601 RISC Microprocessor, but do not conform to the PowerPC architecture. These instructions cause errors when using the com assembly mode.
ppc Specifies the PowerPC mode. A source program can contain only PowerPC instructions. Any other instruction causes an error.

## Notes:

1. The PowerPC optional instructions are not implemented in every PowerPC processor and do not belong to the ppc mode. These instructions generate an error if they appear in a source program which is assembled using the ppc assembly mode.
2. Certain instructions conform to the PowerPC architecture, but are not supported by the PowerPC 601 RISC Microprocessor.
ppc64 Specifies the PowerPC 64-bit mode. A source program can contain 64-bit PowerPC instructions.
any Specifies the indiscriminate mode. The assembler generates object code for any recognized instruction, regardless of architecture. This mode is used primarily for operating system development and for testing and debugging purposes.

Note:All POWER family/PowerPC incompatibility errors are ignored when using the any assembly mode, and no warnings are generated.
pwr Specifies the POWER family mode. A source program can contain only instructions for the POWER family implementation of the POWER family architecture.

## pwr2(pwrx)

Specifies the POWER2 mode. A source program can contain only instructions for the POWER2 implementation of the POWER family architecture. pwr2 is the preferred value. The alternate assembly mode value pwrx means the same thing as pwr2.

Note:The POWER family implementation instruction set is a subset of the POWER2 implementation instruction set.

Specifies the PowerPC 601 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC 601 RISC Microprocessor.

Note:The PowerPC 601 RISC Microprocessor design was completed before the PowerPC architecture. Therefore, some PowerPC instructions may not be supported by the PowerPC 601 RISC Microprocessor.

Attention:It is recommended that the 601 assembly mode not be used for applications that are intended to be portable to future PowerPC systems. The com or ppc assembly mode should be used for such applications.

The PowerPC 601 RISC Microprocessor implements the PowerPC architecture plus some POWER family instructions which are not included in the PowerPC architecture. This allows existing POWER family applications to run with acceptable performance on PowerPC systems. Future PowerPC systems will not have this feature. The 601 assembly mode may result in applications that will not run on existing POWER family systems and that may not have acceptable performance on future PowerPC systems, because the 601 assembly mode permits the use of all the instructions provided by the PowerPC 601 RISC Microprocessor.

603 Specifies the PowerPC 603 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC 603 RISC Microprocessor.

604 Specifies the PowerPC 604 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC 604 RISC Microprocessor.

A35 Specifies the A35 mode. A source program can contain only instructions for the A35.

## Assembling and Linking with the cc Command

The cc command can be used to assemble and link an assembly source program. The following example links object files compiled or assembled with the cc command:

```
cc pgm.o subs1.0 subs2.o
```

When the cc command is used to link object files, the object files should have the suffix of . 0 as in the previous example.

When the cc command is used to assemble and link source files, any assembler source files must have the suffix of .s. The cc command invokes the assembler for any files having this suffix. Option flags for the as command can be directed to the assembler through the cc command. The syntax is:
-Wa,Option1,Option2,...
The following example invokes the assembler to assemble the source program using the com assembly mode, and produces an assembler listing and an object file:

```
cc -c -Wa,-mcom,-l file.s
```

The cc command invokes the assembler and then continues processing normally. Therefore:
cc -Wa,-1,-oXfile.o file.s
will fail because the object file produced by the assembler is named Xfile.o, but the linkage editor (Id command) invoked by the cc command searches for file.o.

If no option flag is specified on the command line, the cc command uses the compiler, assembler, and link options, as well as the necessary support libraries defined in the xlc.cfg configuration file.

Note: Some option flags defined in the assembler and the linkage editor use the same letters. Therefore, if the xlc.cfg configuration file is used to define the assembler options (asopt) and the link-editor options (Idopt), duplicate letters should not occur in asopt and Idopt because the cc command is unable to distinguish the duplicate letters.

For more information on the option flags passed to the cc command, see the ccommand.

## Understanding Assembler Passes

When you enter the as command, the assembler makes two passes over the source program.

## First Pass

On the first pass, the assembler performs the following tasks:

- Checks to see if the instructions are legal in the current assembly mode.
- Allocates space for instructions and storage areas you request.
- Fills in the values of constants, where possible.
- Builds a symbol table, also called a cross-reference table, and makes an entry in this table for every symbol it encounters in the label field of a statement.

The assembler reads one line of the source file at a time. If this source statement has a valid symbol in the label field, the assembler ensures that the symbol has not already been used as a label. If this is the first time the symbol has been used as a label, the assembler adds the label to the symbol table and assigns the value of the current location counter to the symbol. If the symbol has already been used as a label, the assembler returns the error message Redefinition of symbol and reassigns the symbol value.

Next, the assembler examines the instruction's mnemonic. If the mnemonic is for a machine instruction that is legal for the current assembly mode, the assembler determines the format of the instruction (for example, XO format). The assembler then allocates the number of bytes necessary to hold the machine code for the instruction. The contents of the location counter are incremented by this number of bytes.

When the assembler encounters a comment (preceded by a \# (pound sign)) or an end-of-line character, the assembler starts scanning the next instruction statement. The assembler keeps scanning statements and building its symbol table until there are no more statements to read.

At the end of the first pass, all the necessary space has been allocated and each symbol defined in the program has been associated with a location counter value in the symbol table. When there are no more source statements to read, the second pass starts at the beginning of the program.

Note: If an error is found in the first pass, the assembly process terminates and does not continue to the second pass. If this occurs, the assembler listing only contains errors and warnings generated during the first pass of the assembler.

## Second Pass

On the second pass, the assembler:

- Examines the operands for symbolic references to storage locations and resolves these symbolic references using information in the symbol table.
- Ensures that no instructions contain an invalid instruction form.
- Translates source statements into machine code and constants, thus filling the allocated space with object code.
- Produces a file containing error messages, if any have occurred.

At the beginning of the second pass, the assembler scans each source statement a second time. As the assembler translates each instruction, it increments the value contained in the location counter.

If a particular symbol appears in the source code, but is not found in the symbol table, then the symbol was never defined. That is, the assembler did not encounter the symbol in the label field of any of the statements scanned during the first pass, or the symbol was never the subject of a .comm, .csect, .lcomm, .sect, or .set pseudo-op.

This could be either a deliberate external reference or a programmer error, such as misspelling a symbol name. The assembler indicates an error. All external references must appear in a .extern or .globl statement.

The assembler logs errors such as incorrect data alignment. However, many alignment problems are indicated by statements that do not halt assembly. The -w flag must be used to display these warning messages.

After the programmer corrects assembly errors, the program is ready to be linked.

Note: If only warnings are generated in the first pass, the assembly process continues to the second pass. The assembler listing contains errors and warnings generated during the second pass of the assembler. Any warnings generated in the first pass do not appear in the assembler listing.

## Interpreting an Assembler Listing

The $\square$ flag of the as command produces a listing of an assembler language file.
Assume that a programmer wants to display the words "hello, world." The C program would appear as follows:

```
main ( )
{
    printf ("hello, world\n");
}
```

Assembling the hello.s file with the following command:

```
as -1 hello.s
```

produces an output file named hello.Ist. The complete assembler listing for hello.lst is as follows:

| hello.s |  |  | V4.0 | 01/25/94 |
| :---: | :---: | :---: | :---: | :---: |
| File\# Line\# | Mode Name | Loc Ctr | Object Code | Source |
| $0 \quad 1$ |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| 02 |  |  |  | \# C source code |
| 03 |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| $0 \quad 4$ |  |  |  | \# hello() |
| 05 |  |  |  | \# \{ |
| $0 \quad 6$ |  |  |  | \# printf("hello,world\n"); |
| 07 |  |  |  | \# \} |
| 08 |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| 09 |  |  |  | \# Compile as follows: |
| 010 |  |  |  | \# cc -o helloworld hello.s |
| 011 |  |  |  | \# |
| 012 |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| 013 |  |  |  | .file "hello.s" |
| 014 |  |  |  | \#Static data entry in |
| 015 |  |  |  | \#T(able)0(f)C(ontents) |


| 0 | 16 |  |  |  |  | . toc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 17 | COM | data | 00000000 | 00000040 | T.data: .tc data[tc], data[rw] |
| 0 | 18 |  |  |  |  | .globl main[ds] |
| 0 | 19 |  |  |  |  | \#main[ds] contains definitions for |
| 0 | 20 |  |  |  |  | \#runtime linkage of function main |
| 0 | 21 |  |  |  |  | .csect main[ds] |
| 0 | 22 | COM | main | 00000000 | 00000000 | . 1 ong .main[PR] |
| 0 | 23 | COM | main | 00000004 | 00000050 | . 1 ong TOC[tc0] |
| 0 | 24 | COM | main | 00000008 | 00000000 | . $10 n \mathrm{ng} 0$ |
| 0 | 25 |  |  |  |  | \#Function entry in |
| 0 | 26 |  |  |  |  | \#T(able)0(f)C(ontents) |
| 0 | 27 |  |  |  |  | .toc |
| 0 | 28 | COM | .main | 00000000 | 00000034 | T.hello: .tc .main[tc], main[ds] |
| 0 | 29 |  |  |  |  | .globl .main[PR] |
| 0 | 30 |  |  |  |  |  |
| 0 | 31 |  |  |  |  | \#Set routine stack variables |
| 0 | 32 |  |  |  |  | \#Values are specific to |
| 0 | 33 |  |  |  |  | \#the current routine and can |
| 0 | 34 |  |  |  |  | \#vary from routine to routine |
| 0 | 35 |  |  |  | 00000020 | .set argarea, 32 |
| 0 | 36 |  |  |  | 00000018 | .set linkarea, 24 |
| 0 | 37 |  |  |  | 00000000 | .set locstckarea, 0 |
| 0 | 38 |  |  |  | 00000001 | .set ngprs, 1 |
| 0 | 39 |  |  |  | 00000000 | .set nfprs, 0 |
| 0 | 40 |  |  |  | 0000003c | .set szdsa, $\begin{gathered}8 * n f p r s+4 * n g p r s+1 \text { inkarea+ } \\ \text { argarea }+ \text { locstckarea }\end{gathered}$ |
| 0 | 41 |  |  |  |  |  |
| 0 | 42 |  |  |  |  | \#Main routine |
| 0 | 43 |  |  |  |  | .csect .main[PR] |
| 0 | 44 |  |  |  |  |  |
| 0 | 45 |  |  |  |  |  |
| 0 | 46 |  |  |  |  | \#PROLOG: Called Routines |
| 0 | 47 |  |  |  |  | \# Responsibilities |
| 0 | 48 |  |  |  |  | \#Get link reg. |
| 0 | 49 | COM | .main | 00000000 | 7c0802a6 | $m f 1 r 0$ |
| 0 | 50 |  |  |  |  | \#Not required to Get/Save CR |
| 0 | 51 |  |  |  |  | \#because current routine does |
| 0 | 52 |  |  |  |  | \#not alter it. |
| 0 | 53 |  |  |  |  |  |
| 0 | 54 |  |  |  |  | \#Not required to Save FPR's |
| 0 | 55 |  |  |  |  | \#14-31 because current routine |
| 0 | 56 |  |  |  |  | \#does not alter them. |
| 0 | 57 |  |  |  |  |  |
| 0 | 58 |  |  |  |  | \#Save GPR 31. |
| 0 | 59 | COM | .main | 00000004 | bfelfffc | stm 31, -8*nfprs-4*ngprs(1) |
| 0 | 60 |  |  |  |  | \#Save LR if non-leaf routine. |
| 0 | 61 | COM | .main | 00000008 | 90010008 | st 0, 8(1) |
| 0 | 62 |  |  |  |  | \#Decrement stack ptr and save |
| 0 | 63 |  |  |  |  | \#back chain. |
| 0 | 64 | COM | .main | 0000000c | 9421ffc4 | stu 1, -szdsa(1) |
| 0 | 65 |  |  |  |  |  |
| 0 | 66 |  |  |  |  |  |
| 0 | 67 |  |  |  |  | \#Program body |
| 0 | 68 |  |  |  |  | \#Load static data address |
| 0 | 69 | COM | .main | 00000010 | 81c20000 | 1 14,T.data(2) |
| 0 | 70 |  |  |  |  | \#Line 3, file hello.c |
| 0 | 71 |  |  |  |  | \#Load address of data string |
| 0 | 72 |  |  |  |  | \#from data addr. |
| 0 | 73 |  |  |  |  | \#This is a parameter to printf() |
| 0 | 74 | COM | .main | 00000014 | 386 e 0000 | cal 3,_helloworld(14) |
| 0 | 75 |  |  |  |  | \#Call print $\bar{f}$ function |
| 0 | 76 | COM | .main | 00000018 | 4bffffe9 | b1 .printf[PR] |
| 0 | 77 | COM | .main | 0000001c | 4def7b82 | cror 15, 15, 15 |
| 0 | 78 |  |  |  |  |  |
| 0 | 79 |  |  |  |  |  |
| 0 | 80 |  |  |  |  | \#EPILOG: Return Sequence |
| 0 | 81 |  |  |  |  | \#Get saved LR. |


| 0 | 82 | COM | .main | 00000020 | 80010044 | 10, szdsa+8(1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 83 |  |  |  |  |  |
| 0 | 84 |  |  |  |  | \#Routine did not save CR. |
| 0 | 85 |  |  |  |  | \#Restore of CR not necessary. |
| 0 | 86 |  |  |  |  |  |
| 0 | 87 |  |  |  |  | \#Restore stack ptr |
| 0 | 88 | COM | .main | 00000024 | 3021003c | ai 1, 1, szdsa |
| 0 | 89 |  |  |  |  | \#Restore GPR 31. |
| 0 | 90 | COM | .main | 00000028 | bbe1fffc | $1 \mathrm{~m} 31,-8 * n f p r s-4 * n g p r s(1)$ |
| 0 | 91 |  |  |  |  |  |
| 0 | 92 |  |  |  |  | \#Routine did not save FPR's. |
| 0 | 93 |  |  |  |  | \#Restore of FPR's not necessary. |
| 0 | 94 |  |  |  |  |  |
| 0 | 95 |  |  |  |  | \#Move return address |
| 0 | 96 |  |  |  |  | \#to Link Register. |
| 0 | 97 | COM | .main | 0000002c | 7c0803a6 | $\mathrm{mt1r0}$ |
| 0 | 98 |  |  |  |  | \#Return to address |
| 0 | 99 |  |  |  |  | \#held in Link Register. |
| 0 | 100 | COM | .main | 00000030 | 4 e 800021 | brl |
| 0 | 101 |  |  |  |  |  |
| 0 | 102 |  |  |  |  |  |
| 0 | 103 |  |  |  |  | \#External variables |
| 0 | 104 |  |  |  |  | .extern.printf[PR] |
| 0 | 105 |  |  |  |  |  |
| 0 | 106 |  |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| 0 | 107 |  |  |  |  | \#Data |
| 0 | 108 |  |  |  |  | \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# |
| 0 | 109 |  |  |  |  | \#String data placed in |
| 0 | 110 |  |  |  |  | \#static csect data[rw] |
| 0 | 111 |  |  |  |  | . csect data[rw] |
| - | 112 |  |  |  |  | . al ign2 |
| 0 | 113 |  |  |  |  | helloworld: |
| 0 | 114 | COM | data | 00000000 | 68656c6c | .byte $0 \times 68,0 \times 65,0 \times 6 \mathrm{c}, 0 \times 6 \mathrm{c}$ |
| 0 | 115 | COM | data | 00000004 | 6f2c776f | .byte 0x6f,0x2c,0x77,0x6f |
| 0 | 116 | COM | data | 00000008 | 726c640a | .byte 0x72,0x6c,0x64,0xa,0x0 |
|  |  | COM | data | 0000000c | 00 |  |

The first line of the assembler listing gives two pieces of information:

- Name of the source file (in this case, hello.s)
- Date the listing file was created (in this case, 03/28/90)

The assembler listing contains several columns. The column headings are:
File\# Lists the source file number. Files included with the M4 macro processor (-I option) are displayed by the number of the file in which the statement was found.
Line\# Refers to the line number of the assembler source code.
Mode Indicates the current assembly mode for this instruction.
Name Lists the name of the csect where this line of source code originates.
Loc Ctr Lists the value contained in the assembler's location counter. The listing shows a location counter value only for assembler language instructions that generate object code.
Object Code

Source
Note: If pass two failed, the assembler listing will not contain object code. Lists the assembler source code for the program. A limit of 100 ASCII characters will be displayed per line.

If the -s option flag is used on the command line, the assembler listing contains mnemonic cross-reference information. One new column is added to the assembler listing.

If the assembly mode is in the PowerPC category (com, ppc, or 601), the new column heading is PowerPC. This column contains the PowerPC mnemonic for each instance where the POWER family mnemonic is used in the source program. The any assembly mode does not belong to any category, but is treated as though in the PowerPC category.

If the assembly mode is in the POWER family category (pwr or pwr2), the new column heading is POWER family. This column contains the POWER family mnemonic for each instance where the PowerPC mnemonic is used in the source program.

The following assembler listing uses the com assembly mode. The source program uses POWER family mnemonics. The assembler listing has a PowerPC mnemonic cross-reference.


The following assembler listing uses the pwr assembly mode. The source program uses PowerPC mnemonics. The assembler listing has a POWER family mnemonic cross-reference.


## Interpreting a Symbol Cross-Reference

The following is an example of the symbol cross-reference for the hello.s assembly program:

| Symbol | File | CSECT | Line \# |  |
| :--- | :--- | :--- | ---: | :--- |
| .main | hello.s | -- | 22 |  |
| .main | hello.s | .main | 28 | * |
| .main | hello.s | -- | 29 |  |
| .main | hello.s | .main | 43 | * |


| .printf | hello.s | -- | 76 |  |
| :---: | :---: | :---: | :---: | :---: |
| .printf | hello.s | -- | 104 |  |
| T.data | hello.s | data | 17 | * |
| T.data | hello.s | data | 69 |  |
| T.hello | hello.s | .main | 28 | * |
| TOC | hello.s | TOC | 23 |  |
| _helloworld | hello.s | -- | 74 |  |
| _helloworld | hello.s | data | 113 | * |
| argarea | hello.s | -- | 35 | * |
| argarea | hello.s | -- | 40 |  |
| data | hello.s | -- | 17 |  |
| data | hello.s | data | 17 | * |
| data | hello.s | data | 111 | * |
| linkarea | hello.s | -- | 36 | * |
| linkarea | hello.s | -- | 40 |  |
| locstckarea | hello.s | -- | 37 | * |
| locstckarea | hello.s | -- | 40 |  |
| main | hello.s | -- | 18 |  |
| main | hello.s | main | 21 | * |
| main | hello.s | main | 28 |  |
| nfprs | hello.s | -- | 39 | * |
| nfprs | hello.s | -- | 40 |  |
| nfprs | hello.s | -- | 59 |  |
| nfprs | hello.s | -- | 90 |  |
| ngprs | hello.s | -- | 38 | * |
| ngprs | hello.s | -- | 40 |  |
| ngprs | hello.s | -- | 59 |  |
| ngprs | hello.s | -- | 90 |  |
| szdsa | hello.s | -- | 40 | * |
| szdsa | hello.s | -- | 64 |  |
| szdsa | hello.s | -- | 82 |  |
| szdsa | hello.s | -- | 88 |  |

The first column lists the symbol names that appear in the source program. The second column lists the source file name in which the symbols are located. The third column lists the csect names in which the symbols are defined or located.

In the column listing the csect names, a - (double dash) means one of the following:

- The symbol's csect has not been defined yet. In the example, the first and third .main (.main[PR]) is defined through line 42.
- The symbol is an external symbol. In the example, .printf is an external symbol and, therefore, is not associated with any csect.
- The symbol to be defined is a symbolic constant. When the .set pseudo-op is used to define a symbol, the symbol is a symbolic constant and does not have a csect associated with it. In the example, argarea, linkarea, locstckarea, nfprs, ngprs, and szdsa are symbolic constants.

The fourth column lists the line number in which the symbol is located. An * (asterisk) after the line number indicates that the symbol is defined in this line. If there is no asterisk after the line number, the symbol is referenced in the line.

## Subroutine Linkage Convention

This article discusses the following:

- Linkage Convention Overview
- Calling-Routine's Responsibilities
- Called Routine's Responsibilities
- Using_Milicode_Routines


## Linkage Convention Overview

The subroutine linkage convention describes the machine state at subroutine entry and exit. When followed, this scheme allows routines compiled separately in the same or different languages to be linked and executed when called.

The linkage convention allows for parameter passing and return values to be in floating-point registers (FPRs), general-purpose registers (GPRs), or both.

## Object Mode Considerations

For AIX 4.3, the following discussion applies to both 32-bit mode and 64-bit mode with the following notes:

- General purpose registers in 64-bit mode are 64 bits wide (double- word). This implies that space usage of the stack increases by a factor of two for register storage. Wherever, below, the term word is used, assume (unless otherwise stated) that the size of the object in question is 1 word in 32-bit mode, and 2 words ( a double-word) in 64-bit mode.
- The offsets shown in the run-time stack figure should be doubled for 64-bit mode. In 32-bit mode, the stack as shown requires 56 bytes:
- 1 word for each of the 6 registers CR, LR, compiler-reserved, linker-reserved, and saved-TOC.
- 8 words for the 8 volatile registers.

This totals 14 words, or 56 bytes. In 64-bit mode, each field is twice as large (a double-word), thus requiring 28 words, or 112 bytes.

- Floating point registers are saved in the same format in both modes. The storage requirements are the same.
- Stack pointer alignment requirements remain the same for both modes.
- The GPR save routine listed below illustrates the methodology for saving registers in 32-bit mode. For 64-bit mode, the offsets from GPR1, the stack pointer register, would be twice the values shown. Additionally, the load instruction used would be 1d and the store instuction would be stdu.


## Register Usage and Conventions

The PowerPC 32-bit architecture has 32 GPRs and 32 FPRs. Each GPR is 32 bits wide, and each FPR is 64 bits wide. There are also special registers for branching, exception handling, and other purposes. The General-Purpose Register Convention table shows how GPRs are used.

| General-Purpose Register Conventions |  |  |
| :--- | :--- | :--- |
| Register | Status | Use |
| GPR0 | volatile | In function prologs. |
| GPR1 | dedicated | Stack pointer. |
| GPR2 | dedicated | Table of Contents (TOC) pointer. |
| GPR3 | volatile | First word of a function's argument list; first word of a scalar function return. |
| GPR4 | volatile | Second word of a function's argument list; second word of a scalar function <br> return. |
| GPR5 | volatile | Third word of a function's argument list. |
| GPR6 | volatile | Fourth word of a function's argument list. |
| GPR7 | volatile | Fifth word of a function's argument list. |
| GPR8 | volatile | Sixth word of a function's argument list. |
| GPR9 | volatile | Seventh word of a function's argument list. |
| GPR10 | volatile | Eighth word of a function's argument list. |
| GPR11 | volatile | In calls by pointer and as an environment pointer for languages that require <br> it (for example, PASCAL). |


| GPR12 | volatile | For special exception handling required by certain languages and in glink <br> code. |
| :--- | :--- | :--- |
| GPR13 | reserved | Reserved under 64-bit environment; not restored across system calls. |
| GPR14:GPR31 | nonvolatile | These registers must be preserved across a function call. |

The preferred method of using GPRs is to use the volatile registers first. Next, use the nonvolatile registers in descending order, starting with GPR31 and proceeding down to GPR14. GPR1 and GPR2 must be dedicated as stack and Table of Contents (TOC) area pointers, respectively. GPR1 and GPR2 must appear to be saved across a call, and must have the same values at return as when the call was made.

Volatile registers are scratch registers presumed to be destroyed across a call and are, therefore, not saved by the callee. Volatile registers are also used for specific purposes as shown in the previous table. Nonvolatile and dedicated registers are required to be saved and restored if altered and, thus, are guaranteed to retain their values across a function call.

The Floating-Point Register Conventions table shows how the FPRs are used.

## Floating-Point Register Conventions

| Register | Status | Use |
| :--- | :--- | :--- |
| FPR0 | volatile | As a scratch register. |
| FPR1 | volatile | First floating-point parameter; first 8 bytes of a floating-point scalar return. |
| FPR2 | volatile | Second floating-point parameter; second 8 bytes of a floating-point scalar <br> return. |
| FPR3 | volatile | Third floating-point parameter; third 8 bytes of a floating-point scalar return. |
| FPR4 | volatile | Fourth floating-point parameter; fourth 8 bytes of a floating-point scalar <br> return. |
| FPR5 | volatile | Fifth floating-point parameter. |
| FPR6 | volatile | Sixth floating-point parameter. |
| FPR7 | volatile | Seventh floating-point parameter. |
| FPR8 | volatile | Eighth floating-point parameter. |
| FPR9 | volatile | Ninth floating-point parameter. |
| FPR10 | volatile | Tenth floating-point parameter. |
| FPR11 | volatile | Twelfth floating-point parameter. |
| FPR12 | volatile | Thirteenth floating-point parameter. |
| FPR13 | nonvolatile | If modified, must be preserved across a call. |
| FPR14:FPR31 |  |  |

The preferred method of using FPRs is to use the volatile registers first. Next, the nonvolatile registers are used in descending order, starting with FPR31 and proceeding down to FPR14.

Only scalars are returned in multiple registers. The number of registers required depends on the size and type of the scalar. For floating-point values, the following results occur:

- A 128-bit floating-point value returns the high-order 64 bits in FPR1 and the low-order 64 bits in FPR2.
- An 8-byte or 16-byte complex value returns the real part in FPR1 and the imaginary part in FPR2.
- A 32-byte complex value returns the real part as a 128-bit floating-point value in FPR1 and FPR2, with the high-order 64 bits in FPR1 and the low-order 64 bits in FPR2. The imaginary part of a 32-byte complex value returns the high-order 64 bits in FPR3 and the low-order 64 bits in FPR4.


## Special Registers in the PowerPC

The Special-Purpose Register Conventions table shows the PowerPC special purpose registers (SPRs). These are the only SPRs for which there is a register convention.

| Special-Purpose Register Conventions |  |  |
| :--- | :--- | :--- |
| Register or Register <br> Field | Status | Use |
| LR | volatile | Used as a branch target address or holds a return address. |
| CTR | volatile | Used for loop count decrement and branching. |
| XER | volatile | Fixed-point exception register. |
| FPSCR | volatile | Floating-point exception register. |
| CR0, CR1 | volatile | Condition-register bits. |
| CR2, CR3, CR4 | nonvolatile | Condition-register bits. |
| CR5, CR6, CR7 | volatile | Condition-register bits. |

Routines that alter CR2, CR3, and CR4 must save and restore at least these fields of the CR. Use of other CR fields does not require saving or restoring.

## Run-Time Process Stack

The stack format convention is designed to enhance the efficiency of the following:

- Prolog and epilog function usage
- Parameter passing
- Shared library support

The Run-Time Stack figure illustrates the run-time stack. It shows the stack after the sender function calls the catcher function, but before the catcher function calls another function. This figure is based on the assumption that the catcher function will call another function. Therefore, the catcher function requires another link area (as described in the stack layout). PW $n$ refers to the $n$th word of parameters that are passed.

## LOW ADDRESS



## HIGH ADDRESS

Figure 2. Run-Time Stack
Stack Layout: Only one register, referred to as the stack pointer (SP), is used for addressing the stack, and GPR1 is the dedicated stack pointer register. It grows from numerically higher storage addresses to numerically lower addresses.

The Run-Time Stack figure illustrates what happens when the sender function calls the catcher function, and how the catcher function requires a stack frame of its own. When a function makes no calls and requires no local storage of its own, no stack frame is required and the SP is not altered.

Notes:

1. To reduce confusion, data being passed from the sender function (the caller) is referred to as arguments, and the same data being received by the catcher function (the callee) is referred to as parameters. The output argument area of sender is the same as the input parameter area of catcher.
2. The address value in the stack pointer must be quadword-aligned. (The address value must be a multiple of 16 .)

Stack Areas: For convenience, the stack layout has been divided into eight areas numbered 1 to 8 , starting from the bottom of the diagram (high address) to the top of the diagram (low address). The sender's stack pointer is pointing to the top of area 3 when the call to the catcher function is made, which is also the same SP value that is used by the catcher function on entry to its prolog. The following is a description of the stack areas, starting from the bottom of the diagram (area 1) and moving up to the top (area 8):

## - Area 1: Sender's Local Variable Area

Area 1 is the local variable area for the sender function, contains all local variables and temporary space required by this function.

## - Area 2: Sender's Output Argument Area

Area 2 is the output argument area for the sender function. This area is at least eight words in size and must be doubleword-aligned. The first eight words are not used by the caller (the sender function) because their corresponding values are placed directly in the argument registers (GPR3:GPR10). The storage is reserved so that if the callee (the catcher function) takes the address of any of its parameters, the values passed in GPR3:GPR10 can be stored in their address locations (PW1:PW8, respectively). If the sender function is passing more than eight arguments to the catcher function, then it must reserve space for the excess parameters. The excess parameters must be stored as register images beyond the eight reserved words starting at offset 56 from the sender function's SP value.

Note: This area may also be used by language processors and is volatile across calls to other functions.

## - Area 3: Sender's Link Area

Area 3 is the link area for the sender function. This area consists of six words and is at offset 0 from the sender function's SP at the time the call to the catcher function is made. Certain fields in this area are used by the catcher function as part of its prolog code, those fields are marked in the Run-Time Stack figure and are explained below.
The first word is the back chain, the location where the sender function saved its caller's SP value prior to modifying the SP. The second word (at offset 4) is where the catcher function can save the CR if it modifies any of the nonvolatile CR fields. The third word (offset 8) is where the catcher function can save the LR if the catcher function makes any calls.
The fourth word is reserved for compilers, and the fifth word is used by binder-generated instructions. The last word in the link area (offset 20) is where the TOC area register (see Understanding and Programming the TOC for description) is saved by the global linkage (glink) interface routine. This occurs when an out-of-module call is performed, such as when a shared library function is called.

## - Area 4: Catcher's Floating-Point Registers Save Area

Area 4 is the floating-point register save area for the callee (the catcher function) and is doubleword-aligned. It represents the space needed to save all the nonvolatile FPRs used by the called program (the catcher function). The FPRs are saved immediately above the link area (at a lower address) at a negative displacement from the sender function's SP. The size of this area varies from zero to a maximum of 144 bytes, depending on the number of FPRs being saved (maximum number is 18 FPRs * 8 bytes each).

## - Area 5: Catcher's General-Purpose Registers Save Area

Area 5 is the general-purpose register save area for the catcher function and is at least word-aligned. It represents the space needed by the called program (the catcher function) to save all the nonvolatile GPRs. The GPRs are saved immediately above the FPR save area (at a lower address) at a negative
displacement from the sender function's SP. The size of this area varies from zero to a maximum of 76 bytes, depending on the number of GPRs being saved (maximum number is 19 GPRs * 4 bytes each).

## Notes:

1. A stackless leaf procedure makes no calls and requires no local variable area, but it may use nonvolatile GPRs and FPRs.
2. The save area consists of the FPR save area (4) and the GPR save area (5), which have a combined maximum size of 220 bytes. The stack floor of the currently executing function is located at 220 bytes less than the value in the SP. The area between the value in the SP and the stack floor is the maximum save area that a stackless leaf function may use without acquiring its own stack. Functions may use this area as temporary space which is volatile across calls to other functions. Execution elements such as interrupt handlers and binder-inserted code, which cannot be seen by compiled codes as calls, must not use this area.

The system-defined stack floor includes the maximum possible save area. The formula for the size of the save area is:

```
18*8
(for FPRs)
```

    \(+19 * 4\)
    (for GPRs)
= 220

## - Area 6: Catcher's Local Variable Area

Area 6 is the local variable area for the catcher function and contains local variables and temporary space required by this function. The catcher function addresses this area using its own SP, which points to the top of area 8, as a base register.

## - Area 7: Catcher's Output Argument Area

Area 7 is the output argument area for the catcher function and is at least eight words in size and must be doubleword-aligned. The first eight words are not used by the caller (the catcher function), because their corresponding values are placed directly in the argument registers (GPR3:GPR10). The storage is reserved so that if the catcher function's callee takes the address of any of its parameters, then the values passed in GPR3:GPR10 can be stored in their address locations. If the catcher function is passing more than eight arguments to its callee (PW1:PW8, respectively), it must reserve space for the excess parameters. The excess parameters must be stored as register images beyond the eight reserved words starting at offset 56 from the catcher function's SP value.

Note: This area can also be used by language processors and is volatile across calls to other functions.

## - Area 8: Catcher's Link Area

Area 8 is the link area for the catcher function and contains the same fields as those in the sender function's link area (area 3).

## Stack-Related System Standard

All language processors and assemblers must maintain the stack-related system standard that the SP must be atomically updated by a single instruction. This ensures that there is no timing window where an interrupt that would result in the stack pointer being only partially updated can occur.

Note: The examples of program prologs and epilogs show the most efficient way to update the stack pointer.

## Prologs and Epilogs

Prologs and epilogs may be used for functions, including setting the registers on function entry and restoring the registers on function exit.

No predetermined code sequences representing function prologs and epilogs are dictated. However, certain operations must be performed under certain conditions. The following diagram shows the stack frame layout.

## LOW ADDRESS



Figure 3. Stack Frame Layout
A typical function's execution stack is:

- Prolog action
- Body of function
- Epilog action

The Prolog Actions and Epilog Actions tables show the conditions and actions required for prologs and epilogs.

| Prolog Actions |  |
| :--- | :--- |
| If: | Then: |
| Any nonvolatile FPRs (FPR14:FPR31) are used | Save them in the FPR save area (area 4 in the previous <br> figure). |


| Any nonvolatile GPRs (GPR13:GPR31) are used | Save them in the GPR save area (area 5 in the previous <br> figure). |
| :--- | :--- |
| LR is used for a nonleaf procedure | Save the LR at offset eight from the caller function SP. |
| Any of the nonvolatile condition register (CR) fields are <br> used. | Save the CR at offset four from the caller function SP. |
| A new stack frame is required | Get a stack frame and decrement the SP by the size of <br> the frame padded (if necessary) to a multiple of 16 to <br> acquire a new SP and save caller's SP at offset 0 from <br> the new SP. |

Note: A leaf function that does not require stack space for local variables and temporaries can save its caller registers at a negative offset from the caller SP without actually acquiring a stack frame.

| Epilog Actions |  |
| :--- | :--- |
| If: | Then: |
| Any nonvolatile FPRs were saved | Restore the FPRs that were used. |
| Any nonvolatile GPRs were saved | Restore the GPRs that were saved. |
| The LR was altered because a nonleaf procedure was <br> invoked | Restore LR. |
| The CR was altered | Restore CR. |
| A new stack was acquired | Restore the old SP to the value it had on entry (the <br> caller's SP). Return to caller. |

While the PowerPC architecture provides both load and store multiple instructions for GPRs, it discourages their use because their implementation on some machines may not be optimal. In fact, use of the load and store multiple instructions on some future implementations may be significantly slower than the equivalent series of single word loads or stores. However, saving many FPRs or GPRs with single load or store instructions in a function prolog or epilog leads to increased code size. For this reason, the system environment must provide routines that can be called from a function prolog and epilog that will do the saving and restoring of the FPRs and GPRs. The interface to these routines, their source code, and some prolog and epilog code sequences are provided.

As shown in the stack frame layout, the GPR save area is not at a fixed position from either the caller SP or the callee SP. The FPR save area starts at a fixed position, directly above the SP (lower address) on entry to that callee, but the position of the GPR save area depends on the number of FPRs saved. Thus, it is difficult to write a general-purpose GPR-saving function that uses fixed displacements from SP.

If the routine needs to save both GPRs and FPRs, use GPR12 as the pointer for saving and restoring GPRs. (GPR12 is a volatile register, but does not contain input parameters.) This results in the definition of multiple-register save and restore routines, each of which saves or restores $m$ FPRs and $n$ GPRs. This is achieved by executing a bla (Branch and Link Absolute) instruction to specially provided routines containing multiple entry points (one for each register number), starting from the lowest nonvolatile register.

## Notes:

1. There are no entry points for saving and restoring GPR and FPR numbers greater than 29. It is more efficient to save a small number of registers in the prolog than it is to call the save and restore functions.
2. If the LR is not saved or restored in the following code segments, the language processor must perform the saving and restoring as appropriate.

Language processors must use a proprietary method to conserve the values of nonvolatile registers across a function call.

Three sets of save and restore routines must be made available by the system environment. These routines are:

- A pair of routines to save and restore GPRs when FPRs are not being saved and restored.
- A pair of routines to save and restore GPRs when FPRs are being saved and restored.
- A pair of routines to save and restore FPRs.

Saving GPRs Only: For a function that saves and restores $n$ GPRs and no FPRs, the saving can be done using individual store and load instructions or by calling system-provided routines as shown in the following example:

Note: The number of registers being saved is $n$. Sequences such as $<32-n>$ in the following examples indicate the first register number to be saved and restored. All registers from <32-n> to 31, inclusive, are saved and restored.

| \#Following are the prolog/epilog mflr r0 | of a function that saves $n$ GPRS \#( $n>2$ ): \#move LR into GPR0 |
| :---: | :---: |
| bla _savegpr0_<32-n> | \#branch and link to save GPRs |
| stwu $\bar{r} 1,<-$ frame_size>(r1) | \#update SP and save caller's SP |
|  | \#frame size is the size of the \#stack frame to be required |
| <save CR if necessary> |  |
| $\ldots$ | \#body of function |
|  |  |
| <reload save CR if necessary> |  |
| <reload caller's SP into R!> | \#see note below |
| ba _restgpr0_<32-n> | \#restore GPRs and return |

Note: The restoring of the calling function SP can be done by either adding the frame_size value to the current SP whenever frame_size is known, or by reloading it from offset 0 from the current SP. The first approach is more efficient, but not possible for functions that use the allocal subroutine to dynamically allocate stack space.

The following example shows a GPR save routine when FPRs are not saved:

| _savegpr0_13 | stw | r13,-76(r1) | \#save r13 |
| :---: | :---: | :---: | :---: |
| _savegpr0_14 | stw | r14,-72(r1) | \#save r14 |
| _savegpr0_15 | stw | r15,-68(r1) | \#save r15 |
| _savegro-16 | stw | r16,-64(r1) | \#save r16 |
| _savegpr0-17 | stw | r17,-60(r1) | \#save r17 |
| _savegpr0_18 | stw | r18,-56(r1) | \#save r18 |
| _savegro-19 | stw | r19,-52(r1) | \#save r19 |
| _savegpr0-20 | stw | r20,-48(r1) | \#save r20 |
| _savegpr0_21 | stw | r21,-44(r1) | \#save r21 |
| _savegro-22 | stw | r22,-40(r1) | \#save r22 |
| _savegpr0_23 | stw | r23,-36(r1) | \#save r23 |
| _savegre0-24 | stw | r24,-32(r1) | \#save r24 |
| _savegre0_25 | stw | r25,-28(r1) | \#save r25 |
| _savegpr0_26 | stw | r26,-24(r1) | \#save r26 |
| _savegre0_27 | stw | r27,-20(r1) | \#save r27 |
| _savegpr0-28 | stw | r28,-16(r1) | \#save r28 |
| _savegpr0_29 | stw | r29,-12(r1) | \#save r29 |
|  | stw | r30,-8(r1) | \#save r30 |
|  | stw | r31,-4(r1) | \#save r31 |
|  | stw | r0, 8(r1) | \#save LR in |
|  | blr |  | \#caller's frame \#return |

Note: This save routine must not be called when GPR30 or GPR31, or both, are the only registers beings saved. In these cases, the saving and restoring must be done inline.

The following example shows a GPR restore routine when FPRs are not saved:

| _restgpr0_13 | 1 wz | r13,-76(r1) |
| :---: | :---: | :---: |
| _restgpr0_14 | 1wz | r14,-72(r1) |
| _restgpr0_15 | 1wz | r15,-68(r1) |
| _restgpr0_16 | 1wz | r16,-64(r1) |
| _restgpr0_17 | 1wz | r17,-60(r1) |
| _restgpr0_18 | 1wz | r18,-56(r1) |
| _restgpr0_19 | 1wz | r19,-52(r1) |
| _restgpr0-20 | 1wz | r20,-48(r1) |
| _restgpr0_21 | 1wz | r21,-44(r1) |
| _restgpr0_22 | 1wz | r22,-40(r1) |
| _restgpr0_23 | 1wz | r23,-36(r1) |
| _restgpr0_24 | 1wz | r24,-32(r1) |
| _restgpr0-25 | 1wz | r25,-28(r1) |
| _restgpr0_26 | 1wz | r26,-24(r1) |
| _restgpr0-27 | 1wz | r27,-20(r1) |
| _restgpr0-28 | 1wz | r28,-16(r1) |
| _restgpr0_29 | 1wz | r0,8(r1) |
|  | $\begin{aligned} & \text { lwz } \\ & \mathrm{mt} 1 \mathrm{r} \end{aligned}$ | $\begin{aligned} & \text { r29,-12(r1) } \\ & \text { r0 } \end{aligned}$ |
|  | 1wz | r30,-8(r1) |
|  | 1wz | r31,-4(r1) |
|  | blr |  |

\#restore r13
\#restore r14
\#restore r15
\#restore r16
\#restore r17
\#restore r18
\#restore r19
\#restore r20
\#restore r21
\#restore r22
\#restore r23
\#restore r24
\#restore r25
\#restore r26
\#restore r27
\#restore r28
\#get return
\#address from
\#frame
\#restore r29
\#move return
\#address to LR
\#restore r30
\#restore r31
\#return

Note: This restore routine must not be called when GPR30 or GPR31, or both, are the only registers beings saved. In these cases, the saving and restoring must be done inline.

Saving GPRs and FPRs: For a function that saves and restores $n$ GPRs and $m$ FPRs ( $n>2$ and $m>2$ ), the saving can be done using individual store and load instructions or by calling system-provided routines as shown in the following example:


Note: The calling function SP can be restored by either adding the frame_size value to the current SP whenever the frame_size is known or by reloading it from offset 0 from the current SP. The first approach is more efficient, but not possible for functions that use the allocal subroutine to dynamically allocate stack space.

The following example shows a GPR save routine when FPRs are saved:

| _savegpr1_13 | stw | r13,-76(r12) | \#save r13 |
| :--- | :--- | :--- | :--- |
| -savegpr1_14 | stw | r14,-72(r12) | \#save r14 |
| -savegpr1_15 | stw | r15,-68(r12) | \#save r15 |


| _savegpr1_16 | stw | r16,-64(r12) | \#save r16 |
| :---: | :---: | :---: | :---: |
| _savegpr1_17 | stw | r17,-60(r12) | \#save r17 |
| _savegpr1_18 | stw | r18,-56(r12) | \#save r18 |
| _savegpr1_19 | stw | r19,-52 (r12) | \#save r19 |
| _savegpr1_20 | stw | r20,-48(r12) | \#save r20 |
| _savegprl_21 | stw | r21,-44(r12) | \#save r21 |
| _savegprl_22 | stw | r22,-40(r12) | \#save r22 |
| _savegpr1_23 | stw | r23,-36(r12) | \#save r23 |
| _savegpr1_24 | stw | r24,-32 (r12) | \#save r24 |
| _savegprl_25 | stw | r25,-28(r12) | \#save r25 |
| _savegprl_26 | stw | r26,-24(r12) | \#save r26 |
| _savegpr1_27 | stw | r27,-20(r12) | \#save r27 |
| _savegprl_28 | stw | r28,-16(r12) | \#save r28 |
| _savegprl_29 | stw | r29,-12 (r12) | \#save r29 |
|  | stw | r30,-8(r12) | \#save r30 |
|  | stw | r31,-4(r12) | \#save r31 |
|  | blr |  | \#return |

The following example shows an FPR save routine:

| _savefpr_14 | stfd | f14,-144(r1) | \#save f14 |
| :---: | :---: | :---: | :---: |
| _savefpr_15 | stfd | f15,-136(r1) | \#save f15 |
| -savefpr_16 | stfd | f16,-128(r1) | \#save f16 |
| _savefpr_17 | stfd | f17,-120(r1) | \#save f17 |
| _savefpr_18 | stfd | f18,-112(r1) | \#save f18 |
| _savefpr_19 | stfd | f19,-104(r1) | \#save f19 |
| _savefpr_20 | stfd | f20,-96(r1) | \#save f20 |
| _savefpr_21 | stfd | f21,-88(r1) | \#save f21 |
| _savefpr_22 | stfd | f22,-80(r1) | \#save f22 |
| _savefpr_23 | stfd | f23,-72(r1) | \#save f23 |
| _savefpr_24 | stfd | f24,-64(r1) | \#save f24 |
| _savefpr_25 | stfd | f25,-56(r1) | \#save f25 |
| _savefpr_26 | stfd | f26,-48(r1) | \#save f26 |
| _savefpr_27 | stfd | f27,-40(r1) | \#save f27 |
| _savefpr_28 | stfd | f28,-32(r1) | \#save f28 |
| _savefpr_29 | stfd | f29,-24(r1) | \#save f29 |
|  | stfd | f30,-16(r1) | \#save f30 |
|  | stfd | f31,-8(r1) | \#save f31 |
|  | stw | r0, 8(r1) | \#save LR in |
|  | b1r |  | \#caller's frame \#return |

The following example shows a GPR restore routine when FPRs are saved:

| _restgpr1_13 | 1 lwz | r13,-76(r12) | \#restore r13 |
| :---: | :---: | :---: | :---: |
| _restgpr1_14 | 1wz | r14,-72(r12) | \#restore r14 |
| restgpr1 15 | 1wz | r15,-68(r12) | \#restore r15 |
| _restgpr1_16 | 1wz | r16,-64(r12) | \#restore r16 |
| _restgpr1_17 | 1wz | r17,-60(r12) | \#restore r17 |
| _restgpr1_18 | 1wz | r18,-56(r12) | \#restore r18 |
| _restgpr1_19 | 1wz | r19,-52(r12) | \#restore r19 |
| _restgpr1_20 | 1wz | r20,-48(r12) | \#restore r20 |
| _restgpr1-21 | 1wz | r21,-44(r12) | \#restore r21 |
| _restgpr1_22 | 1wz | r22,-40(r12) | \#restore r22 |
| _restgpr1_23 | 1wz | r23,-36(r12) | \#restore r23 |
| _restgpr1-24 | 1wz | r24,-32 (r12) | \#restore r24 |
| _restgpr1_25 | 1wz | r25,-28(r12) | \#restore r25 |
| _restgpr1_26 | 1wz | r26,-24(r12) | \#restore r26 |
| _restgpr1-27 | 1wz | r27,-20(r12) | \#restore r27 |
| _restgpr1_28 | 1wz | r28,-16(r12) | \#restore r28 |
| _restgpr1_29 | 1wz | r29,-12 (r12) | \#restore r29 |
|  | 1wz | r30,-8(r12) | \#restore r30 |
|  | 1wz | r31,-4(r12) | \#restore r31 |
|  | blr |  | \#return |

The following example shows an FPR restore routine:

| _restfpr_14 | 1 fd | r14,-144(r1) | \#restore r14 |
| :---: | :---: | :---: | :---: |
| _restfpr_15 | 1 fd | r15,-136(r1) | \#restore r15 |
| _restfpr_16 | 1 fd | r16,-128(r1) | \#restore r16 |
| _restfpr_17 | 1 fd | r17,-120(r1) | \#restore r17 |
| _restfpr_18 | 1 fd | r18,-112(r1) | \#restore r18 |
| _restfpr_19 | 1 fd | r19,-104(r1) | \#restore r19 |
| _restfpr_20 | 1 fd | r20,-96(r1) | \#restore r20 |
| _restfpr_21 | 1 fd | r21,-88(r1) | \#restore r21 |
| _restfpr_22 | 1 fd | r22,-80(r1) | \#restore r22 |
| -restfpr_23 | 1 fd | r23,-72(r1) | \#restore r23 |
| _restfpr_24 | 1 fd | r24,-64(r1) | \#restore r24 |
| _restfpr_25 | 1 fd | r25,-56(r1) | \#restore r25 |
| _restfpr_26 | 1 fd | r26,-48(r1) | \#restore r26 |
| _restfpr_27 | 1 fd | r27,-40(r1) | \#restore r27 |
| _restfpr_28 | 1 fd | r28,-32(r1) | \#restore r28 |
| _restfpr_29 | 1wz | r0,8(r1) | \#get return \#address from |
|  |  |  | \#frame |
|  | 1 fd | r29,-24(r1) | \#restore r29 |
|  | $m t 1 r$ | r0 | \#move return |
|  |  |  | \#address to LR |
|  | 1 fd | r30,-16(r1) | \#restore r30 |
|  | 1 fd | r31,-8(r1) | \#restore r31 |
|  | blr |  | \#return |

Saving FPRs Only: For a function that saves and restores $m$ FPRs ( $m>2$ ), the saving can be done using individual store and load instructions or by calling system-provided routines as shown in the following example:

```
#The following example shows the prolog/epilog of a function #which saves m FPRs and no GPRs:
mf1r r0 #move LR into GPR 0
bla _savefpr_<32-m>
stwu \overline{r}1,<-frame_size>(r1) #update SP and save caller's SP
<save CR if necessary>
... #body of function
<reload save CR if necessary>
<reload caller's SP into rl> #see note below
ba _restfpr_<32-m> #restore FPRs and return
```

Notes:

1. There are no entry points for saving and restoring GPR and FPR numbers higher than 29. It is more efficient to save a small number of registers in the prolog than to call the save and restore functions.
2. The restoring of the calling function SP can be done by either adding the frame_size value to the current SP whenever frame_size is known, or by reloading it from offset 0 from the current SP. The first approach is more efficient, but not possible for functions that use the alloca subroutine to dynamically allocate stack space.

Updating the Stack Pointer: The PowerPC stwu (Store Word with Update) instruction is used for computing the new SP and saving the back chain. This instruction has a signed 16-bit displacement field that can represent a maximum signed value of 32,768 . A stack frame size greater than 32 K bytes requires two instructions to update the SP, and the update must be done atomically.

The two assembly code examples illustrate how to update the SP in a prolog.
To compute a new SP and save the old SP for stack frames larger than or equal to 32K bytes:

```
addis r12, r0, (<-frame_size> > 16) & 0XFFFF
    # set rl2 to left half of frame size
ori r12, r12 (-frame_size> & 0XFFFF
    # Add right halfword of frame size
stwux rl, rl, r12 # save old SP and compute new SP
```

To compute a new SP and save the old SP for stack frames smaller than 32K bytes:

```
stwu rl, <-frame_size>(r1) #update SP and save caller's SP
```


## Calling Routine's Responsibilities

When an assembler language program calls another program, the caller should not use the names of the called program's commands, functions, or procedures as global assembler language symbols. To avoid confusion, follow the naming conventions for the language of the called program when you create symbol names. For example, if you are calling a C language program, be certain you use the naming conventions for that language.

A called routine has two symbols associated with it: a function descriptor (Name) and an entry point (.Name). When a call is made to a routine, the compiler branches to the name point directly.

Except for when loading parameters into the proper registers, calls to functions are expanded by compilers to include an NOP instruction after each branch and link instruction. This extra instruction is modified by the linkage editor to restore the contents of the TOC register (register 2 ) on return from an out-of-module call.

The instruction sequence produced by compilers is:

```
bl .foo #Branch to foo
cror 31,31,31 #Special NOP 0x4ffffb82
```

Note: Some compilers produce a cror $15,15,15$ ( $0 \times 4 \mathrm{def} 7 \mathrm{~b} 82$ ) instruction. To avoid having to restore condition register 15 after a call, the linkage editor transforms cror $15,15,15$ into cror 31,31,31. Condition register bit 31 is not preserved across a call and does not have to be restored.

The linkage editor will do one of two things when it sees the blinstruction (in the previous instruction sequence, on a call to the foo function):

- If the foo function is imported (not in the same executable module), the linkage editor:
- Changes the bl .foo instruction to bl .glink_of_foo (a global linkage routine).
- Inserts the .glink code sequence into the (/usr/lib/glink.o file) module.
- Replaces the NOP cror instruction with an】(load) instruction to restore the TOC register.

The bLfod instruction sequence is changed to:
bl .glink_of_foo \#Branch to global linkage routine for foo
1 2,20(1) \#Restore TOC register instruction 0x80410014

- If the foo function is bound in the same executable module as its caller, the linkage editor:
- Changes the bl .glink_of_foo sequence (a global linkage routine) to bl .foo.
- Replaces the restore TOC register instruction with the special NOP cror instruction.

The bl_glink_of_fod instruction sequence is changed to:

```
bl .foo #Branch to foo
cror 31,31,31 #Special NOP instruction 0x4ffffb82
```

Note: For any export, the linkage editor inserts the procedure's descriptor into the module.

## Called Routine's Responsibilities

Prologs and epilogs are used in the called routines. On entry to a routine, the following steps should be performed:

1. Use some or all of the prolog actions described in the Prolog_Actions table .
2. Store the back chain and decrement the stack pointer (SP) by the size of the stack frame.

Note: If a stack overflow occurs, it will be known immediately when the store of the back chain is completed.

On exit from a procedure, perform the following step:

- Use some or all of the epilog actions described in the EpilogActions table .


## Traceback Tags

Every assembly (compiled) program needs traceback information for the debugger to examine if the program traps or crashes during execution. This information is in a traceback table at the end of the last machine instruction in the program and before the program's constant data.

The traceback table starts with a full word of zeros, $\mathrm{X}^{\prime} 00000000^{\prime}$, which is not a valid system instruction. The zeros are followed by 2 words ( 64 bits) of mandatory information and several words of optional information, as defined in the /usr/include/sys/debug.h file. Using this traceback information, the debugger can unwind the CALL chain and search forward from the point where the failure occurred until it reaches the end of the program (the word of zeros).

In general, the traceback information includes the name of the source language and information about registers used by the program, such as which general-purpose and floating-point registers were saved.

## Example

The following is an example of assembler code called by a C routine:

```
# Call this assembly routine from C routine:
# callfile.c:
# main()
# {
    examlinkage();
    }
Compile as follows:
cc -o callfile callfile.c examlinkage.s
##################################################################
# On entry to a procedure(callee), all or some of the
# following steps should be done:
# 1. Save the link register at offset 8 from the
    stack pointer for non-leaf procedures.
    2. If any of the CR bits 8-19(CR2,CR3,CR4) is used
        then save the CR at displacement 4 of the current
        stack pointer.
    3. Save all non-volatile FPRs used by this routine.
        If more that three non-volatile FPR are saved,
        a call to ._savefn can be used to
        save them ( }n\mathrm{ is the number of the first FPR to be
        saved).
4. Save all non-volatile GPRs used by this routine
        in the caller's GPR SAVE area (negative displacement
        from the current stack pointer rl).
5. Store back chain and decrement stack pointer by the
        size of the stack frame.
```

```
# On exit from a procedure (callee), all or some of the
# following steps should be done:
# 1. Restore all GPRs saved.
# 2. Restore stack pointer to value it had on entry.
# 3. Restore Link Register if this is a non-leaf
        procedure.
    4. Restore bits 20-31 of the CR is it was saved.
    5. Restore all FPRs saved. If any FPRs were saved then
        a call to ._savefn can be used to restore them
        (n is the first FPR to be restored).
    6. Return to caller.
##################################################################
# The following routine calls printf() to print a string.
# The routine performs entry steps 1-5 and exit steps 1-6.
# The prolog/epilog code is for small stack frame size.
# DSA + 8 < 32k
##################################################################
    .file "examlinkage.s"
#Static data entry in T(able)O(f)C(ontents)
    .toc
T.examlinkage.c: .tc examlinkage.c[tc],examlinkage.c[rw]
    .glob1 examlinkage[ds]
#examlinkage[ds] contains definitions needed for
#runtime linkage of function examlinkage
    .csect examlinkage[ds]
    .long .examlinkage[PR]
    .long TOC[tc0]
    .long 0
#Function entry in T(able)O(f)C(ontents)
    .toc
T.examlinkage: .tc .examlinkage[tc],examlinkage[ds]
#Main routine
    .glob1 .examlinkage[PR]
    .csect .examlinkage[PR]
# Set current routine stack variables
# These values are specific to the current routine and
# can vary from routine to routine
    .set argarea, 32
    .set linkarea, 24
    .set locstckarea, 0
    .set nfprs, 18
    .set ngprs, 19
    .set szdsa,
8*nfprs+4*ngprs+1inkarea+argarea+locstckarea
#PROLOG: Called Routines Responsibilities
    # Get link reg.
    mflr 0
    # Get CR if current routine alters it.
    mfcr 12
    # Save FPRs 14-31.
    bl ._savef14
    cror 31, \overline{3}1, 31
    # Save GPRs 13-31.
    stm 13, -8*nfprs-4*ngprs(1)
    # Save LR if non-leaf routine.
    st 0, 8(1)
    # Save CR if current routine alters it.
        12, 4(1)
    # Decrement stack ptr and save back chain.
    stu 1, -szdsa(1)
################################
#load static data address
#################################
    14,T.examlinkage.c(2)
```

```
    # Load string address which is an argument to printf.
    cal 3, printing(14)
    # Call to printf routine
    bl .printf[PR]
    cror 31, 31, 31
#EPILOG: Return Sequence
    # Restore stack ptr
    ai 1, 1, szdsa
    # Restore GPRs 13-31.
                13, -8*nfprs-4*ngprs(1)
    # Restore FPRs 14-31.
    bl . restf14
    cror 31, \overline{31, 31}
        Get saved LR.
            0, 8(1)
        Get saved CR if this routine saved it.
            12, 4(1)
        Move return address to link register.
    mtlr 0
    # Restore CR2, CR3, & CR4 of the CR.
    mtcrf 0x38,12
    # Return to address held in Link Register.
    brl
    .tbtag 0x0,0xc,0x0,0x0,0x0,0x0,0x0,0x0
        # External variables
    .extern ._savef14
    .extern ._restf14
    .extern .printf[PR]
###################################
# Data
#################################
    .csect examlinkage.c[rw]
    .align 2
printing: .byte 'E,'x,'a,'m,'p,'l,'e,' ,'f,'o,'r,'
    .byte 'P,'R,'I,'N,'T,'I,'N,'G
    .byte 0xa,0x0
```


## Using Milicode Routines

All of the fixed-point divide instructions, and some of the multiply instructions, are different for POWER family and PowerPC. To allow programs to run on systems based on either architecture, a set of special routines is provided by the operating system. These are called milicode routines and contain machine-dependent and performance-critical functions. Milicode routines are located at fixed addresses in the kernel segment. These routines can be reached by a bla instruction. All milicode routines use the link register.

## Notes:

1. No unnecessary registers are destroyed. Refer to the definition of each milicode routine for register usage information.
2. Milicode routines do not alter any floating-point register, count register, or general-purpose registers (GPRs) 10-12. The link register can be saved in a GPR (for example, GPR 10) if the call appears in a leaf procedure that does not use nonvolatile GPRs.
3. Milicode routines do not make use of a TOC.

The following milicode routines are available:
__mulh Calculates the high-order 32 bits of the integer product $\arg 1^{*} \arg 2$.
Input R3 = arg1 (signed integer)
R4 $=\arg 2$ (signed integer)
Output R3 = high-order 32 bits of arg1*arg2
POWER family Register Usage
GPR3, GPR4, MQ
PowerPC Register Usage
GPR3, GPR4
__mull Calculates 64 bits of the integer product arg1 * arg2, returned in two 32-bit registers.
Input R3 = arg1 (signed integer)
R4 $=\arg 2$ (signed integer)
Output R3 = high-order 32 bits of arg1*arg2
R4 = low-order 32 bits of $\arg 1^{*} \arg 2$

## POWER family Register Usage

GPR3, GPR4, MQ

## PowerPC Register Usage

GPR0, GPR3, GPR4
__divss Calculates the 32-bit quotient and 32-bit remainder of signed integers arg1/arg2. For division by zero and overflow, the quotient and remainder are undefined and may vary by implementation.

```
Input R3 = arg1 (dividend) (signed integer)
R4 = arg2 (divisor) (signed integer)
Output R3 = quotient of arg1/arg2 (signed integer)
R4 = remainder of arg1/arg2 (signed integer)
```


## POWER family Register Usage

GPR3, GPR4, MQ

## PowerPC Register Usage

GPR0, GPR3, GPR4
_divus Calculated the 32-bit quotient and 32-bit remainder of unsigned integers arg1/arg2. For division by zero and overflow, the quotient and remainder are undefined and may vary by implementation.
Input R3 = arg1 (dividend) (unsigned integer)
R4 = arg2 (divisor) (unsigned integer)
Output R3 = quotient of arg1/arg2 (unsigned integer)
R4 = remainder of arg1/arg2 (unsigned integer)
POWER family Register Usage
GPR0, GPR3, GPR4, MQ, CR0 and CR1 of CR

## PowerPC Register Usage

GPR0, GPR3, GPR4

```
_quoss
Calculates the 32-bit quotient of signed integers arg1/arg2. For division by zero and overflow, the quotient and remainder are undefined and may vary by implementation.
Input R3 = arg1 (dividend) (signed integer)
    R4 = arg2 (divisor) (signed integer)
Output R3 = quotient of arg1/arg2 (signed integer)
POWER family Register Usage
    GPR3, GPR4, MQ
PowerPC Register Usage
    GPR3, GPR4
__quous Calculates the 32-bit quotient of unsigned integers arg1/arg2. For division by zero and overflow, the
quotient and remainder are undefined and may vary by implementation.
Input R3 = arg1 (dividend) (unsigned integer)
    R4 = arg2 (divisor) (unsigned integer)
Output R3 = quotient of arg1/arg2 (unsigned integer)
POWER family Register Usage
    GPR0, GPR3, GPR4, MQ, CR0 and CR1 of CR
PowerPC Register Usage
    GPR3, GPR4
```

The following example uses the mulh milicode routine in an assembler program:
$1 i$ R3, -900
1i R4, 50000
bla .__mulh
.extern .__mulh

## Understanding and Programming the TOC

The Table of Contents (TOC) of an XCOFE file is analogous to the table of contents of a book. The TOC is used to find objects in an XCOFF file. An XCOFF file is composed of sections that contain different types of data to be used for specific purposes. Some sections can be further subdivided into subsections or csects. A csect is the smallest replaceable unit of an XCOFF file. At run time, the TOC can contain the csect locations (and the locations of labels inside of csects).

The three sections that contain csects are:

$$
\begin{array}{ll}
\text {.text } & \text { Indicates that this csect contains code or read-only data. } \\
\text {.data } & \text { Indicates that this csect contains read-write data. } \\
\text {.bss } & \text { Indicates that this csect contains uninitialized mapped data. }
\end{array}
$$

The storage class of the csect determines the section in which the csect is grouped.
The TOC is located in the .data section of an XCOFF object file and is composed of TOC entries. Each TOC entry is a csect with storage mapping class of TC or TD.

A TOC entry with TD storage mapping class contains scalar data which can be directly accessed from the TOC. This permits some frequently used global symbols to be accessed directly from the TOC rather than indirectly through an address pointer csect contained within the TOC. To access scalar data in the TOC, two pieces of information are required:

- The location of the beginning of the TOC (i.e. the TOC anchor).
- The offset from the TOC anchor to the specific TOC entry that contains the data.

A TOC entry with TC storage mapping class contains the addresses of other csects or global symbols. Each entry can contain one or more addresses of csects or global symbols, but putting only one address in each TOC entry is recommended.

When a program is assembled, the csects are sorted such that the .text csects are written first, followed by all .data csects except for the TOC. The TOC is written after all the other .data csects. The TOC entries are relocated, so that the TOC entries with TC storage mapping class contain the csect addresses after the sort, rather than the csect addresses in the source program.

When an XCOFF module is loaded, TOC entries with TC storage mapping class are relocated again so that the TOC entires are filled with the real addresses where the csects will reside in memory. To access a csect in the module, two pieces of information are required:

- The location of the beginning of the TOC.
- The offset from the beginning of the TOC to the specific TOC entry that points to the csect. If a TOC entry has more than one address, each address can be calculated by adding ( $0 . . .(n-1))^{*} 4$ to the offset, where $n$ is the position of the csect address defined with the Ltd pseudo-op.


## Using the TOC

To use the TOC, you must follow certain conventions:

- General-Purpose Register 2 always contains a pointer to the TOC.
- All references from the .text section of an assembler program to .data or the .bss sections must occur via the TOC.

The TOC register (General-Purpose Register 2) is set up by the system when a program is invoked. It must be maintained by any code written. The TOC register provides module context so that any routines in the module can access data items.

The second of these conventions allows the .text and .data sections to be easily loaded into different locations in memory. By following this convention, you can assure that the only parts of the module to need relocating are the TOC entries.

## Accessing Data through the TOC Entry with TC Storage Mapping Class

An external data item is accessed by first getting that item's address out of the TOC, and then using that address to get the data. In order to do this, proper relocation information must be provided to access the correct TOC entry. The .toc and .tc pseudo-ops generate the correct information to access a TOC entry. The following code shows how to access item a using its TOC entry:

```
        .set RTOC,2
    .csect prog1[pr] #prog1 is a csect
    #containing instrs.
    1 5,TCA(RTOC) #Now GPR5 contains the
    #address of a[rw].
        ...
        .toc
TCA: .tc a[tc],a[rw] #1st parameter is TOC entry
        #name, 2nd is contents of
        #TOC entry.
        #a[rw] is an external symbol.
```

This same method is used to access a program's static internal data, which is data that retains its value over a call, but which can only be accessed by the procedures in the file where the data items are declared. Following is the C language data having the static attribute:

```
static int xyz;
```

This data is given a name determined by convention. In XCOFF, the name is preceded by an underscore:
.csect prog1[pr]
1 1,STprog1(RTOC) \#Load rl with the address \#prog1's static data.
.csect _prog1[rw] \#prog1's static data.
.long 0
toc
STprog1: .tc.prog1[tc],_prog1[rw] \#TOC entry with address of \#prog1's static data.

## Accessing Data through the TOC entry with TD Storage Mapping Class

A scalar data item can be stored into a TOC entry with TD storage mapping class and retrieved directly from the TOC entry.

Note: TOC entries with TD storage mapping class should be used only for frequently used scalars. If the TOC grows too big (either because of many entries or because of large entries) the assembler may report message 1252-171 indicating an out of range displacement.

The following examples show several ways to store and retrieve a scalar data item as a TOC with TD storage mapping class. Each example includes $C$ source for a main program, assembler source for one module, instructions for linking and assembling, and output from running the program.

## Example Using .csect Pseudo-op with TD Storage Mapping Class

1. The following is the source for the $C$ main program td1.c:
```
/* This C module named td1.c */
extern long t data;
extern void mo\overline{d_s();}
main()
{
    mod_s();
    printf("t_data is %d\n", t_data);
}
```

2. The following is the assembler source for module mod1.s:
```
.file "modl.s"
.csect .mod_s[PR]
.globl .mod_s[PR]
.set RTO\overline{C},2
1 5, t_data[TD](RTOC) # Now GPR5 contains the
                    # t_data value 0x10
ai 5,5,14
stu 5, t_data[TD](RTOC)
br
.globl t_data[TD]
.toc
.csect t_data[TD] # t_data is a global symbol
                                    # that has value of 0x10
                                    # using TD csect will put this
                                    # data into TOC area
.long 0x10
```

3. The following commands assemble and compile the source programs into an executable td1:
```
as -o modl.o modl.s
cc -o td1 td1.c mod1.o
```

4. Running td1 prints the following:
[^0]
## Example Using .comm Pseudo-op with TD Storage Mapping Class

1. The following is the source for the C main program td2.c:
```
/* This C module named td2.c */
extern long t data;
extern void mo\overline{d_s();}
main()
{
    t_data = 1234;
        mod_s();
        prin}tf("t_data is %d\n", t_data)
}
```

2. The following is the assembler source for module mod2.s:
```
.file "mod2.s"
.csect .mod_s[PR]
.globl .mod_s[PR]
.set RTO\overline{C},2
1 5, t_data[TD](RTOC) # Now GPR5 contains the
                                    # t data value
ai 5,5,14
stu 5, t_data[TD](RTOC)
br
.toc
.comm t_data[TD],4 # t_data is a global symbol
```

3. The following commands assemble and compile the source programs into an executable td2:
as -o mod2.o mod2.s
cc -o td2 td2.c mod2.o
4. Running td2 prints the following:
t_data is 1248

## Example Using an External TD Symbol

1. 
```
/* This C module named td3.c */
long t_data;
extern void mod_s();
main()
{
    t_data = 234;
        mod_s();
        prin}tf("t_data is %d\n", t_data)
}
```

2. The following is the assembler source for module mod3.s:
```
.file "mod3.s"
.csect .mod_s[PR]
.glob1 .mod_s[PR]
.set RTO\overline{C},2
1 5, t_data[TD] (RTOC) # Now GPR5 contains the
                                    # t_data value
ai 5,5,14
stu 5, t_data[TD] (RTOC)
br
.toc
.extern t_data[TD] # t_data is a external symbol
```

3. The following commands assemble and compile the source programs into an executable td3:
./as -0 mod3.0 mod3.s
cc -o td3 td3.c mod3.0
4. Running td3 prints the following:
t_data is 248

## Intermodule Calls Using the TOC

Because the only access from the text to the data section is through the TOC, the TOC provides a feature that allows intermodule calls to be used. As a result, routines can be linked together without resolving all the addresses or symbols at link time. In other words, a call can be made to a common utility routine without actually having that routine linked into the same module as the calling routine. In this way, groups of routines can be made into modules, and the routines in the different groups can call each other, with the bind time being delayed until load time. In order to use this feature, certain conventions must be followed when calling a routine that is in another module.

To call a routine in another module, an interface routine (or global linkage routine) is called that switches context from the current module to the new module. This context switch is easily performed by saving the TOC pointer to the current module, loading the TOC pointer of the new module, and then branching to the new routine in the other module. The other routine then returns to the original routine in the original module, and the original TOC address is loaded into the TOC register.

To make global linkage as transparent as possible, a call can be made to external routines without specifying the destination module. During bind time, the binder (linkage editor) determines whether to call global linkage code, and inserts the proper global linkage routine to perform the intermodule call. Global linkage is controlled by an import list. An import list contains external symbols that are resolved during run time, either from the system or from the dynamic load of another object file. See the $\mathbb{\|}$ command for information about import lists.

The following example calls a routine that may go through global linkage:

| .csect prog1[PR] |  |  |
| :--- | :--- | :--- |
| $\ldots$ |  |  |
| .extern prog2[PR] | \#prog2 is an external symbol. |  |
| b1 | .prog2[PR] | \#call prog2[PR], binder may insert <br> \#global linkage code. |
| cror | $31,31,31$ | \#place holder for instruction to <br> \#restore TOC address. |

The following example shows a call through a global linkage routine:

| \#AIXlinkage register conventions: |  |  |  |
| :---: | :---: | :---: | :---: |
| \# | R2 | TOC |  |
| \# | R1 | stack pointer |  |
| \# | R0, R12 | work registers, not preserved |  |
| \# | LR | Link Register, return address. |  |
|  | .csect | .prog1 [PR] |  |
|  | b1 | .prog2[GL] | \#Branch to global \#linkage code. |
|  | 1 | 2,stktoc(1) | \#Restore TOC address |
|  | .toc |  |  |
| prog2: | .tc | prog2[TC], prog2[DS] | \#TOC entry: |
|  |  |  | \# address of descriptor |
|  |  |  | \# for out-of-module |
|  |  |  | \# routine |
|  | .extern | prog2[DS] |  |
| \#\# |  |  |  |
| \#\# The fo | following | is an example of global linkage code. stktoc,20 |  |
|  | .set |  |  |
|  | . csect | .prog2[GL] |  |
|  | .globl | .prog2 |  |
| .prog2: | 1 | 12,prog2(2) | \#Get address of |
|  |  |  | \#out-of-module |
|  |  |  | \#descriptor. |
|  | st | 2,stktoc(1) | \#save callers' toc. |


| 1 | 0,0(12) | \#Get its entry address |
| :---: | :---: | :---: |
|  |  | \#from descriptor. |
| 1 | 2,4(12) | \#Get its toc from |
|  |  | \#descriptor. |
| mtctr | 0 | \#Put into Count Register. |
| bctr |  | \#Return to entry address |
|  |  | \#in Count Register. |
|  |  | \#Return is directly to |
|  |  | \#original caller. |

## Running a Program

A program is ready to run when it has been assembled and linked without producing any error messages. To run a program, first ensure that you have operating system permission to execute the file. Then type the program's name at the operating system prompt:
\$ progname
By default, any program output goes to standard output. To direct output somewhere other than standard output, use the operating system shell > (more than symbol) operator.

Run-time errors can be diagnosed by invoking the symbolic debugger with the dbx command. This symbolic debugger works with any code that adheres to XCOFF format conventions. The dbx command can be used to debug all compiler- and assembler-generated code.

## Related Information

Migrating Source Programs on page .
The as command, cc command, $\mathbf{d b x}$ command, Id command.
The b (Branch) instruction, cron (Condition Register OR) instruction.
The Lesect pseudo-op, Ltbtag pseudo-op, ttc pseudo-op, toc pseudo-op, tocol pseudo-op.

## Chapter 6. Extended Instruction Mnemonics

The assembler supports a set of extended mnemonics and symbols to simplify assembly language programming. All extended mnemonics should be in the same assembly mode as their base mnemonics. Although different extended mnemonics are provided for POWER family and PowerPC, the assembler generates the same object code for the extended mnemonics if the base mnemonics are in the com assembly mode. The assembly mode for the extended mnemonics are listed in each extended mnemonics section. The POWER family and PowerPC extended mnemonics are listed separately in the following sections for migration purposes:

- Extended Mnemonics of Branch Instructions
- Extended Mnemonics of Condition Register Logical Instructions
- Extended Mnemonics of Fixed-Point Arithmetic_Instructions
- Extended Mnemonics of Fixed-Point Compare Instructions
- Extended Mnemonics of Fixed-Point Load Instructions
- Extended Mnemonics of Fixed-Point Logical Instructions
- Extended Mnemonics of Fixed-Point Trap Instructions
- Extended Mnemonic mtcr for Moving to the Condition Register
- Extended Mnemonics of Moving from or to Special-Purpose Registers
- Extended Mnemonics of Fixed-Point Rotate and Shift Instructions


## Extended Mnemonics of Branch Instructions

The assembler supports extended mnemonics for Branch Conditional, Branch Conditional to Link Register, and Branch Conditional to Count Register instructions. Since the base mnemonics for all the Branch Conditional instructions are in the com assembly mode, all of their extended mnemonics are also in the com assembly mode.

Note: Support for extended mnemonics for branch prediction is new in the AIX Version 4 assembler.
Extended mnemonics are constructed by incorporating the $B O$ and $B /$ input operand into the mnemonics.

## Branch Mnemonics That Incorporate Only the BO Operand

The following tables show the instruction format for extended mnemonics that incorporate only the $B O$ field. The target address is specified by the target_addr operand. The bit in the condition register for condition comparison is specified by the $B I$ operand. The value of the $B I$ operand can be specified by an expression. The CR field number should be multiplied by four to get the correct CR bit, since each CR field has four bits.

Note: Some extended mnemonics have two input operand formats.

| POWER family Extended Mnemonics (BO Field Only) |  |  |  |
| :--- | :--- | :--- | :--- |
| Mnemonics | Input Operands | Equivalent to |  |
| bdz, bdza, bdzl, bdzla | target_addr | bc, bca, bcl, bcla | 18, 0, target_addr |
| bdn, bdna, bdnl, bdnla | target_addr | bc, bca, bcl, bcla | $\mathbf{1 6 , 0 ,}$ target_addr |
| bdzr, bdzrl | None | bcr, bcrl | $\mathbf{1 8 , 0}$ |
| bdnr, bdnrl | None | bcr, bcrl | $\mathbf{1 6 , 0}$ |
| bbt, bbta, bbtl, bbtla | 1) BI, target_addr | bc, bca, bcl, bcla | $\mathbf{1 2 ,}$ BI, target_addr |
|  | 2) target_addr |  | $\mathbf{1 2 , 0 ,}$ target_addr |


| bbf, bbfa, bbfl, bbfla | 1) BI, target_addr | bc, bca, bcl, bcla | 4, BI, target_addr |
| :--- | :--- | :--- | :--- |
|  | 2) target_addr |  | $\mathbf{4 , 0 , \text { target_addr }}$ |
| bbtr, bbtc, bbtrl, bbtcl | 1) BI | bcr, bcc, bcrl, bccl | $\mathbf{1 2 , B I}$ |
|  | 2) None |  | $\mathbf{1 2 , 0}$ |
| bbfr, bbfc, bbfrl, bbfcl | 1) BI | bcr, bcc, bcrl, bccl | $\mathbf{4 , B I}$ |
|  | 2) None |  | $\mathbf{4 , 0}$ |
| br, bctr, brl, bctrl | None | bcr, bcc, bcrl, bccl | $\mathbf{2 0 , 0}$ |


| PowerPC Extended Mnemonics (BO Field Only) |  |  |
| :---: | :---: | :---: |
| Mnemonics | Input Operands | Equivalent to |
| bdz, bdza, bdzl, bdzla | target_addr | bc, bca, bcl, bcla 18, 0, target_addr |
| bdnz, bdnza, bdnzl, bdnzla | target_addr | bc, bca, bcl, bcla 16, 0, target_addr |
| bdzılr, bdzırı | None | bclr, bcirl 18, 0 |
| bdnzlr, bdnzırı | None | bclr, bclrl 16, 0 |
| bt, bta, btl, btla | 1) $B I$, target_addr | bc, bca, bcl, bcla 12, BI, target_addr |
|  | 2) target_addr | 12, 0, target_addr |
| bf, bfa, bfl, bfla | 1) BI, target_addr | bc, bca, bcl, bcla 4, BI, target_addr |
|  | 2) target_addr | 4, 0, target_addr |
| bdzt, bdzta, bdztl, bdztla | 1) BI, target_addr | bc, bca, bcl, bcla 10, BI, target_addr |
|  | 2) target_addr | 10, 0, target_addr |
| bdzf, bdzfa, bdzfl, bdzfla | 1) $B I$, target_addr | bc, bca, bcl, bcla 2, BI, target_addr |
|  | 2) target_addr | 2, 0, target_addr |
| bdnzt, bdnzta, bdnztl, bdnztla | 1) BI, target_addr | bc, bca, bcl, bcla 8, BI, target_addr |
|  | 2) target_addr | 8, 0, target_addr |
| bdnzf, bdnzfa, bdnzfl, bdnzfla | 1) BI, target_addr | bc, bca, bcl, bcla 0, BI, target_addr |
|  | 2) target_addr | 0, 0, target_addr |
| btlr, btctr, btlrl, btctrl | 1) $B I$ | bclr, bcctr, bcIrl, bcctrl 12, BI |
|  | 2) None | 12, 0 |
| bflr, bfctr, bflıl, bfctrl | 1) $B I$ | bclr, bcctr, bcIrl, bcctrl 4, BI |
|  | 2) None | 4, 0 |
| bdzt\|r, bdztIrI | 1) BI | bcIr, bcIrl 10, BI |
|  | 2) None | 10, 0 |
| bdzflr, bdzflrı | 1) $B I$ | bclr, bclrl 2, BI |
|  | 2) None | 2, 0 |
| bdnztIr, bdnztIrI | 1) $B I$ | bclr, bcIrl 8, BI |
|  | 2) None | 8, 0 |
| bdnzflr, bdnzfırI | 1) $B I$ | bclr, bcIrl 0, BI |
|  | 2) None | 0, 0 |
| blr, bctr, blrl, bctrl | None | bclr, bcctr, bclrl, bcctrl 20, 0 |

## Extended Branch Mnemonics That Incorporate the BO Field and a

 Partial BI FieldWhen the $B O$ field and a partial $B I$ field are incorporated, the instruction format is one of the following:

- mnemonic BIF, target_addr
- mnemonic target_addr
where the BIF operand specifies the CR field number (0-7) and the target_addr operand specifies the target address. If CRO is used, the BIF operand can be omitted.

Based on the bits definition in the CR field, the following set of codes has been defined for the most common combinations of branch conditions:

| Branch Code | Meaning <br> It <br> less than * <br> eq <br> gt |
| :--- | :--- |
| so | equal to * |
| greater than * |  |
| le | summary overflow * |
| ge | less than or equal to (not greater than) |
| ne | greater than or equal to * (not less than) |
| ns | not equal to * |
| nl | not summary overflow * |
| ng | not less than |
| z | not greater than |
| nu | zero |
| nz | not unordered (after floating-point comparison) |
| un | not zero |
|  | unordered (after floating-point comparison) |

The assembler supports six encoding values for the $B O$ operand:

- Branch if condition true $(B O=12)$ :

| POWER familyPowerPC | bxx |
| :--- | :--- |
| bxx | bxxa |
| bxxa | bxxl |
| bxxl | bxxla |
| bxxla | bxxlr |
| bxxr | bxxIrl |
| bxxl | bxxctr |
| bxxc | bxxctrl |

where $x x$ specifies a $B I$ operand branch code of $1 t$, gt, eq, so, $z$, or un.

- Branch if condition false ( $B O=04$ ):

POWER familyPowerPC

| bxx | bxx |
| :---: | :---: |
| bxxa | bxxa |
| bxxl | bxxl |
| bxxla | bxxla |
| bxxr | bxxir |
| bxxrl | bxxirl |
| bxxc | bxxctr |
| bxxcl | bxxctrl |

where $x x$ specifies a $B I$ operand branch code of ge, le, ne, ns, $n 1, n g, n z$, or nu.

- Decrement CTR, then branch if CTR is nonzero and condition is true $(B O=08)$ :
- bdnxx
where $x x$ specifies a $B I$ operand branch code of $1 t$, gt, eq, or so (marked by an * (asterisk) in the Branch Code-listi).
- Decrement CTR, then branch if CTR is nonzero and condition is false $(B O=00)$ :
- bdnxx
where $x x$ specifies a BI operand branch code of le, ge, ne, or ns (marked by an * (asterisk) in the Branch_Code_lisil).
- Decrement CTR, then branch if CTR is zero and condition is true $(B O=10)$ :
- bdzxx
where $x x$ specifies a BI operand branch code of $1 t$, gt, eq, or so (marked by an * (asterisk) in the Branch Code_listl).
- Decrement CTR, then branch if CTR is zero and condition is false $(B O=02)$ :
- bdzxx
where $x x$ specifies a $B I$ operand branch code of le, ge, ne, or ns (marked by an * (asterisk) in the Branch Code listl).


## BI Operand of Branch Conditional Instructions for Basic and Extended Mnemonics

The $B /$ operand specifies a bit $(0: 31)$ in the Condition Register for condition comparison. The bit is set by a compare instruction. The bits in the Condition Register are grouped into eight 4-bit fields. These fields are named CR field 0 through CR field 7 (CR0...CR7). The bits of each field are interpreted as follows:

## Bit Description

0 Less than; floating-point less than
1 Greater than; floating-point greater than
2 Equal; floating-point equal
3 Summary overflow; floating-point unordered

Normally the symbols shown in the BI Operand Symbols for Basic and Extended Branch Conditional Mnemonics table are defined for use in BI operands. The assembler supports expressions for the BI operands. The expression is a combination of values and the following symbols.

| BI Operand Symbols for Basic and Extended Branch Conditional Mnemonics |  |  |
| :--- | :--- | :--- |
| Symbol | Value | Meaning |
| It | 0 | less than |
| gt | 1 | greater than |
| eq | 2 | equal |
| so | 3 | summary overflow |
| un | 3 | unordered (after floating-point <br> comparison) |
| cr0 | 0 | CR field 0 |
| cr1 | 1 | CR field 1 |
| cr2 | 2 | CR field 2 |


| cr3 | 3 | CR field 3 |
| :--- | :--- | :--- |
| cr4 | 4 | CR field 4 |
| cr5 | 5 | CR field 5 |
| cr6 | 6 | CR field 6 |
| cr7 | 7 | CR field 7 |

When using an expression for the $B I$ field in the basic or extended mnemonics with only the $B O$ field incorporated, the CR field number should be multiplied by 4 to get the correct CR bit, since each CR field has four bits.

1. To decrement CTR, then branch only if CTR is not zero and condition in CR5 is equal:
bdnzt $4 *$ cr5 5 eq, target_addr
This is equivalent to:
bc 8, 22, target_addr
2. To decrement CTR, then branch only if CTR is not zero and condition in CRO is equal:
```
bdnzt eq, target_addr
```

This is equivalent to:
bc 8, 2, target_addr
If the $B l$ operand specifies Bit 0 of CRO, the $B I$ operand can be omitted.
3. To decrement CTR, then branch only if CTR is zero:
bdz target_addr
This is equivalent to:
bc 18, 0, target_addr
For extended mnemonics with the $B O$ field and a partial $B I$ field incorporated, the value of the $B I$ operand indicates the CR field number. Valid values are $0-7$. If a value of 0 is used, the $B /$ operand can be omitted.

1. To branch if CRO reflects a condition of not less than:
bge target_addr
This is equivalent to:
bc 4, 0, target_addr
2. To branch to an absolute target if CR4 indicates greater than, and set the Link register:
bgtla cr4, target_addr
This is equivalent to:
bcla 12, 17, target_addr
The $B /$ operand CR4 is internally expanded to 16 by the assembler. After the gt (greater than) is incorporated, the result of the $B /$ field is 17 .

## Extended Mnemonics for Branch Prediction

If the likely outcome (branch or fall through) of a given Branch Conditional instruction is known, the programmer can include this information in the assembler source program by adding a branch prediction suffix to the mnemonic of the instruction. The assembler uses the branch prediction information to determine the value of a bit in the machine instruction. Using a branch prediction suffix may improve the average performance of a Branch Conditional instruction.

The following suffixes can be added to any Branch Conditional mnemonic, either basic or extended:
$+\quad$ Predict branch to be taken

- Predict branch not to be taken (fall through)

The branch prediction suffix should be placed immediately after the rest of the mnemonic (with no separator character). A separator character (space or tab) should be used between the branch prediction suffix and the operands.

If no branch prediction suffix is included in the mnemonic, the assembler uses the following default assumptions in constructing the machine instruction:

- For relative or absolute branches ( bc[I][a]) with negative displacement fields, the branch is predicted to be taken.
- For relative or absolute branches ( $\mathbf{b c}[1][\mathbf{a}]$ ) with nonnegative displacement fields, the branch is predicted not to be taken (fall through predicted).
- For branches to an address in the LR or CTR (bclr[I]) or (bcctr[I]), the branch is predicted not to be taken (fall through predicted).

The portion of the machine instruction which is controlled by the branch prediction suffix is the $y$ bit of the $B O$ field. The $y$ bit is set as follows:

- Specifying no branch prediction suffix, or using the suffix which is the same as the default assumption causes the $y$ bit to be set to 0 .
- Specifying a branch prediction suffix which is the opposite of the default assumption causes the $y$ bit to be set to 1 .

The following examples illustrate use of branch prediction suffixes:

1. Branch if CRO reflects condition less than. Executing the instruction will usually result in branching. blt+ target
2. Branch if CRO reflects condition less than. Target address is in the Link Register. Executing the instruction will usually result in falling through to the next instruction.
blt1r-
The following is a complete list of all the Branch Prediction instructions that are supported by the assembler in AIX Version 4:

| $\mathrm{bc}+$ | bc- | bca+ | bca- |
| :---: | :---: | :---: | :---: |
| bcctr+ | bcctr- | bcctrl+ | bcctrl- |
| bcl+ | bcl- | bcla+ | bcla- |
| $\mathrm{bc} 1 \mathrm{r}+$ | bclr- | bclrl+ | bclrl- |
| bdneq+ | bdneq- | bdnge+ | bdnge- |
| bdngt+ | bdngt- | bdnle+ | bdnle- |
| bdnlt+ | bdnlt- | bdnne+ | bdnne- |
| bdnns+ | bdnns- | bdnso+ | bdnso- |
| bdnz+ | bdnz- | bdnza+ | bdnza- |
| bdnzf+ | bdnzf- | bdnzfa+ | bdnzfa- |
| bdnzfl+ | bdnzf1- | bdnzfla+ | bdnzfla- |
| bdnzf1r+ | bdnzf1r- | bdnzf1rl+ | bdnzflrl- |
| bdnz1+ | bdnz1- | bdnzla+ | bdnzla- |
| bdnz1r+ | bdnz1r- | bdnz1r1+ | bdnz1r1- |
| bdnzt+ | bdnzt- | bdnzta+ | bdnzta- |
| bdnztl+ | bdnzt1- | bdnztla+ | bdnztla- |
| bdnzt1r+ | bdnzt1r- | bdnzt1r1+ | bdnzt1rl- |
| bdz+ | bdz- | bdza+ | bdza- |
| bdzeq+ | bdzeq- | bdzf+ | bdzf- |
| bdzfa+ | bdzfa- | bdzfl+ | bdzf1- |
| bdzfla+ | bdzfla- | bdzflr+ | bdzflr- |
| bdzflr1+ | bdzf1r1- | bdzge+ | bdzge- |
| bdzgt+ | bdzgt- | bdz1+ | bdz1- |

88 Assembler Language Reference

| bdz1a+ | bdzla- | bdz1e+ | bdz1e- |
| :---: | :---: | :---: | :---: |
| bdz1r+ | bdz1r- | bdz1r1+ | bdz1r1- |
| bdz1t+ | bdzlt- | bdzne+ | bdzne- |
| bdzns+ | bdzns- | bdzso+ | bdzso- |
| bdzt+ | bdzt- | bdzta+ | bdzta- |
| bdzt1+ | bdzt1- | bdztla+ | bdztla- |
| bdzt1r+ | bdztlr- | bdzt1rl+ | bdzt1rl- |
| beq+ | beq- | beqa+ | beqa- |
| beqctr+ | beqctr- | beqctrl+ | beqctrl- |
| beql+ | beq7- | beqla+ | beqla- |
| beq1 $\mathrm{r}+$ | beq1r- | beq1r1+ | beq1rl- |
| bf+ | bf- | bfa+ | bfa- |
| bfctr+ | bfctr- | bfctrl+ | bfctrl- |
| bfl+ | bft- | bfla+ | bfla- |
| bflr + | bflr- | bflrl+ | bflrl- |
| bge+ | bge- | bgea+ | bgea- |
| bgectr+ | bgectr- | bgectrl+ | bgectrl- |
| bgel+ | bgel- | bgela+ | bgela- |
| bgelr+ | bgelr- | bgelrl+ | bgelrl- |
| bgt+ | bgt- | bgta+ | bgta- |
| bgtctr+ | bgtctr- | bgtctrl+ | bgtctrl- |
| bgtl+ | bgt 1 - | bgtla+ | bgtla- |
| bgtlr+ | bgtlr- | bgtlr $1+$ | bgtlrl- |
| ble+ | ble- | blea+ | blea- |
| blectr+ | blectr- | blectrl+ | blectrl- |
| blel+ | blel- | blela+ | blela- |
| blelr+ | blelr- | blelrl+ | blelrl- |
| blt+ | blt- | blta+ | blta- |
| bltctr+ | bltctr- | bltctrl+ | bltctrl- |
| bltl+ | bltl- | bltla+ | bltla- |
| bltlr+ | bltlr- | bltrl+ | bltrl- |
| bne+ | bne- | bnea+ | bnea- |
| bnectr+ | bnectr- | bnectrl+ | bnectrl- |
| bnel+ | bnel- | bnela+ | bnela- |
| bnel $\mathrm{r}+$ | bnelr- | bnelr $1+$ | bnelrl- |
| bng+ | bng- | bnga+ | bnga- |
| bngctr+ | bngctr- | bngctrl+ | bngctrl- |
| bng $7+$ | bngl- | bngla+ | bngla- |
| bng1r + | bnglr- | bnglrl+ | bnglrl- |
| bnl+ | bnl- | bnla+ | bnla- |
| bnlctr+ | bnlctr- | bnlctrl+ | bnlctrl- |
| bn11+ | bn11- | bn11a+ | bnlla- |
| bnl1r+ | bnilr- | bnl1rl+ | bnllrl- |
| bns+ | bns- | bnsa+ | bnsa- |
| bnsctr+ | bnsctr- | bnsctrl+ | bnsctrl- |
| bns $1+$ | bns 1 - | bnsla+ | bnsla- |
| bns1r+ | bnslr- | bnslrl+ | bns1rl- |
| bnut | bnu- | bnua+ | bnua- |
| bnuctr+ | bnuctr- | bnuctrl+ | bnuctrl- |
| bnul+ | bnul- | bnula+ | bnula- |
| bnulr+ | bnulr- | bnulr ${ }^{\text {+ }}$ | bnulrl- |
| bnz+ | bnz- | bnza+ | bnza- |
| bnzctr+ | bnzctr- | bnzctrl+ | bnzctrl- |
| bnz1+ | bnz1- | bnzla+ | bnzla- |
| bnz1r+ | bnz1r- | bnz1rl+ | bnz1rl- |
| bso+ | bso- | bsoa+ | bsoa- |
| bsoctr+ | bsoctr- | bsoctrl+ | bsoctrl- |
| bsol+ | bsol- | bsola+ | bsola- |
| bsolr+ | bsolr- | bsolr $1+$ | bsolrl- |
| bt+ | bt- | bta+ | bta- |
| btctr+ | btctr- | btctrl+ | btctrl- |
| btl+ | bt1- | btla+ | btla- |
| btlr+ | btlr- | bt1r1+ | bt1r1- |
| bun+ | bun- | buna+ | buna- |
| bunctr+ | bunctr- | bunctrl+ | bunctrl- |
| bunl+ | bunl- | bunla+ | bunla- |
| bun1r+ | bunlr- | bunlr $1+$ | bun1r1- |


| bz+ | bz- | bza+ | bza- |
| :--- | :--- | :--- | :--- |
| bzctr+ | bzctr- | bzctrl+ | bzctrl- |
| bz1+ | bzl- | bzla+ | bz1a- |
| bz1r+ | bz1r- | bz1rl+ | bz1rl- |

## Extended Mnemonics of Condition Register Logical Instructions

Extended mnemonics of condition register logical instructions are available in POWER family and PowerPC. These extended mnemonics are in the com assembly mode. Condition register logical instructions can be used to perform the following operations on a given condition register bit.

- Set bit to 1 .
- Clear bit to 0 .
- Copy bit.
- Invert bit.

The extended mnemonics shown in the following table allow these operations to be easily coded.

| Condition Register Logical Instruction Extended Mnemonics |  |  |
| :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | Meaning |
| crset $b x$ | creqv $b x, b x, b x$ | Condition register set |
| crcIr $b x$ | crxor $b x, b x, b x$ | Condition register clear |
| crmove $b x, b y$ | cror $b x, b y, b y$ | Condition register move |
| crnot $b x, b y$ | crnor $b x, b y, b y$ | Condition register NOT |

Since the condition register logical instructions perform the operation on the condition register bit, the assembler supports expressions in all input operands. When using a symbol name to indicate a condition register (CR) field, the symbol name should be multiplied by four to get the correct CR bit, because each CR field has four bits.

## Examples

1. To clear the SO bit (bit 3 ) of CRO:
crclr so
This is equivalent to:
crxor 3, 3, 3
2. To clear the EQ bit of CR3:
crclr $4 * c r 3+e q$
This is equivalent to:
crxor $14,14,14$
3. To invert the EQ bit of CR4 and place the result in the SO bit of CR5:
crnot $4 * c r 5+s o, 4 * c r 4+e q$
This is equivalent to:
crnor $23,18,18$

## Related Information

## Extended_Instruction Mnemonics Overview

## Extended Mnemonics of Branch Instructions.

Extended Mnemonics of Fixed-Point Arithmetic Instructions.
Extended Mnemonics of Fixed-Point Compare Instructions.
Extended Mnemonics of Fixed-Point Ioad Instructions
Extended Mnemonics of Fixed-Point ل مogical_Instructions.
Extended Mnemonics of Fixed-Point Trap_Instructions.
Extended Mnemonics of Moving from or to Special-Purpose Registers.
Extended_Mnemonics of Fixed-Point Rotate and Shift Instructions.
The creqv (Condition Register Equivalent) instruction, cror (Condition Register OR) instruction, carnor (Condition Register NOR) instruction, crxor (Condition Register XOR) instruction.

## Extended Mnemonics of Fixed-Point Arithmetic Instructions

The following table shows the extended mnemonics for fixed-point arithmetic instructions for POWER family and PowerPC. Except as noted, these extended mnemonics are for POWER family and PowerPC and are in the com assembly mode.

Fixed-Point Arithmetic Instruction Extended Mnemonics

| Extended Mnemonic | Equivalent to | Meaning |
| :--- | :--- | :--- |
| subi $r x, r y$, value | addi $r x, r y$, -value | Subtract Immediate |
| subis $r x, r y$, value | addis $r x, r y$, -value | Subtract Immediate Shifted |
| subic[.] $r x, r y$, value | addic[.] $r x, r y$, -value | Subtract Immediate |
| subc[o][.] $r x, r y, r z$ | subfc[o][.] $r x, r y, r z$ | Subtract From Carrying |
| si[.] $r t, r a$, value | ai[.] $r t, r a,-v a l u e$ | Subtract Immediate |
| sub[o][.] $r x, r y, r z$ | subf[o][.] $r x, r y, r z$ | Subtract From |

Note: The sub[0][.] extended mnemonic is for PowerPC, since its base mnemonic subf[0][.] is for PowerPC only.

## Extended Mnemonics of Fixed-Point Compare Instructions

The extended mnemonics for fixed-point compare instructions are shown in the following table. The input format of operands are different for POWER family and PowerPC. A new $L$ field is added for PowerPC to support 64 -bit implementations. This field must have a value of 0 for 32 -bit implementations. Since the POWER family architecture supports only 32-bit implementations, this field does not exist in POWER family. The assembler ensures that this bit is set to 0 for POWER family implementations. These extended mnemonics are in the com assembly mode.

| Fixed-Point Compare Instruction Extended Mnemonics | Meaning |  |
| :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | Compare Word Immediate |
| cmpdi ra, value | cmpi $\mathbf{0}, \mathbf{1}$, ra, value | Compare Word Immediate |
| cmpwi $b f, r a, s i$ | cmpi $b f, \mathbf{0}, r a, s i$ | Compare Word |
| cmpd $r a, r b$ | cmp 0, 1, ra, rb | Compare Word |
| cmpw $b f, r a, r b$ | cmp bf, 0, ra, rb |  |


| cmpldi $r A$, value | cmpli $\mathbf{0}, \mathbf{1}, r a$, value | Compare Logical Word Immediate |
| :--- | :--- | :--- |
| cmplwi $b f, r a, u i$ | cmpli $b f, \mathbf{0}, r a, u i$ | Compare Logical Word Immediate |
| cmpld $r a, r b$ | cmpl 0, 1, ra, rb | Compare Logical Word |
| cmplw $b f, r a, r b$ | cmpl $b f, \mathbf{0}, r a, r b$ | Compare Logical Word |

## Extended Mnemonics of Fixed-Point Load Instructions

The following table shows the extended mnemonics for fixed-point load instructions for POWER family and PowerPC. These extended mnemonics are in the com assembly mode.

| Fixed-Point Load Instruction Extended Mnemonics | Meaning |  |
| :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | Load Immediate |
| Ii $r x$, value | addi $r x, 0$, value | Load Address |
| la $r x$, disp $(r y)$ | addi $r x, r y$, disp | Load Immediate Lower |
| lil $r t$, value | cal $r t$, value(0) | Load Immediate Upper |
| liu $r t$, value | cau $r t, 0$, value | Load Immediate Shifted |
| lis $r x$, value | addis $r x, 0$, value |  |

## Related Information

Extended_Instruction Mnemonics Overview
Extended Mnemonics of Branch Instructions.
Extended Mnemonics of Condition Register Logical Instructions.
Extended Mnemonics of Fixed-Point Arithmetic Instructions.
Extended Mnemonics of Fixed-Point Compare - Instructions.
Extended Mnemonics of Fixed-Point Logical Instructions.
Extended Mnemonics of Fixed-Point Trap Instructions.
Extended Mnemonics of Moving from or to Special-Purpose Registers.
Extended_Mnemonics of Fixed-Point Rotate and Shift Instructions.
The addil (Add Immediate) or cal (Compute Address Lower) instruction, addis or cau (Add Immediate Shifted) instruction.

## Extended Mnemonics of Fixed-Point Logical Instructions

The extended mnemonics for fixed-point logical instructions are shown in the following table. These POWER family and PowerPC extended mnemonics are in the com assembly mode.

| Fixed-Point Logical Instruction Extended Mnemonics | Meaning |  |
| :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | OR Immediate |
| nop | ori $\mathbf{0 , 0 , 0}$ |  |


| $\operatorname{mr[}[$.] $r x, r y$ | or[.] $r x, r y, r y$ | OR |
| :--- | :--- | :--- |
| not[.] $r x, r y$ | nor[.] $r x, r y, r y$ | NOR |

## Extended Mnemonics of Fixed-Point Trap Instructions

The extended mnemonics for fixed-point trap instructions incorporate the most useful TO operand values. A standard set of codes, shown in the following table, has been adopted for the most common combinations of trap conditions. These extended mnemonics are in the com assembly mode.

| Fixed-Point Trap Instruction Codes | Meaning |  |
| :--- | :--- | :--- |
| Code | TO Encoding | less than |
| It | 10000 | less than or equal |
| le | 10100 | not greater than |
| ng | 10100 | equal |
| eq | 00100 | greater than or equal |
| ge | 01100 | not less than |
| nl | 01100 | greater than |
| gt | 01000 | not equal |
| ne | 11000 | logically less than |
| Ilt | 00010 | logically less than or equal |
| Ile | 00110 | logically not greater than |
| Ing | 00110 | logically greater than or equal |
| Ige | 00101 | logically not less than |
| Inl | 00001 | logically greater than |
| Igt | $\mathbf{0 0 0 1 1}$ | logically not equal |
| Ine | Unconditional |  |
| None |  |  |

The POWER family extended mnemonics for fixed-point trap instructions have the following format:

- txx or txxi
where $x x$ is one of the codes specified in the preceding table.
The 64-bit PowerPC extended mnemonics for double-word, fixed-point trap instructions have the following format:
- tddx or td $x x i$

The PowerPC extended mnemonics for fixed-point trap instructions have the following formats:

- twxx or twxxi
where $x x$ is one of the codes specified in the preceding table.
The trap instruction is an unconditional trap:
- trap


## Examples

1. To trap if R10 is less than R20:
t1t 10, 20
This is equivalent to:
t 16, 10, 20
2. To trap if R4 is equal to $0 \times 10$ :
teqi $4,0 \times 10$
This is equivalent to:
ti $0 \times 4,4,0 \times 10$
3. To trap unconditionally:
trap
This is equivalent to:
tw 31, 0, 0
4. To trap if $R X$ is not equal to $R Y$ :
twnei RX. RY
This is equivalent to:
twi 24, RX, RY
5. To trap if $R X$ is logically greater than $0 x 7 F F$ :
twlgti RX, 0x7FF
This is equivalent to:
twi 1, RX, 0x7FF

## Extended Mnemonic mtcr for Moving to the Condition Register

The mtcr (Move to Condition Register) extended mnemonic copies the contents of the low order 32 bits of a general purpose register (GPR) to the condition register using the same style as the mfcr instruction.

The extended mnemonic mtcr $R x$ is equivalent to the instruction mtcrf $0 x F F, R x$.
This extended mnemonic is in the com assembly mode.

## Extended Mnemonics of Moving from or to Special-Purpose Registers

This article discusses the following extended mnemonics:

- mfspr Fxtended Mnemonics for POWFR family
- mtspr Fxtended Mnemonics for POWFR family
- mfspr Fxtended Mnemonics for PowerPC
- mtspr Fxtended Mnemonics for PowerPd
- mfspr Fxtended Mnemonics for PowerPC 601 RISC Microprocessor
- mtspr Fxtended Mnemonics for PowerPC 601 BISC Microprocessor


## mfspr Extended Mnemonics for POWER family

| mfspr Extended Mnemonics for POWER family |  |  |  |
| :--- | :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | Privileged | SPR Name |


| mfxer $r t$ | mfspr $r t, \mathbf{1}$ | no | XER |
| :--- | :--- | :--- | :--- |
| mflr $r t$ | mfspr $r t, \mathbf{8}$ | no | LR |
| mfctr $r t$ | mfspr $r t, \mathbf{9}$ | no | CTR |
| mfmq $r t$ | mfspr $r t, \mathbf{0}$ | no | MQ |
| mfrtcu $r t$ | mfspr $r t, \mathbf{4}$ | no | RTCU |
| mfrtcl $r t$ | mfspr $r t, \mathbf{5}$ | no | RTCL |
| mfdec $r t$ | mfspr $r t, \mathbf{6}$ | no | DEC |
| mftid $r t$ | mfspr $r t, \mathbf{1 7}$ | yes | TID |
| mfdsisr $r t$ | mfspr $r t, \mathbf{1 8}$ | yes | DSISR |
| mfdar $r t$ | mfspr $r t, \mathbf{1 9}$ | yes | DAR |
| mfsdr0 $r t$ | mfspr $r t, \mathbf{2 4}$ | yes | SDR0 |
| mfsdr1 $r t$ | mfspr $r t, \mathbf{2 5}$ | yes | SDR1 |
| mfsrr0 $r t$ | mfspr $r t, \mathbf{2 6}$ | yes | SRR0 |
| mfsrr1 $r t$ | mfspr $r t, \mathbf{2 7}$ | yes | SRR1 |

## mtspr Extended Mnemonics for POWER family

| mtspr Extended Mnemonics for POWER family |  |  | Privileged |
| :--- | :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | no | SPR Name |
| mfxer $r s$ | mtspr 1,rs | no | XER |
| mflr $r s$ | mtspr 8,rs | no |  |
| mtctr $r s$ | mtspr 9,rs | no | CTR |
| mtmq $r s$ | mtspr 0,rs | yes | MQ |
| mtrtcu $r s$ | mtspr 20,rs | yes | RTCU |
| mtrtcl $r s$ | mtspr 21,rs | yes | RTCL |
| mtdec $r s$ | mtspr 22,rs | yes | DEC |
| mttid $r s$ | mtspr 17,rs | yes | TID |
| mtdsisr $r s$ | mtspr 18,rs | yes | DSISR |
| mtdar $r s$ | mtspr 19,rs | yes | DAR |
| mtsdr0 $r s$ | mtspr 24,rs | yes | SDR0 |
| mtsdr1 $r s$ | mtspr 25,rs | yes | SDR1 |
| mtsrr0 $r s$ | mtspr 26,rs | yes | SRR0 |
| mtsrr1 $r s$ | mtspr 27,rs | SRR1 |  |

## mfspr Extended Mnemonics for PowerPC

| mfspr Extended Mnemonics for PowerPC | Privileged | SPR Name |  |
| :--- | :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | no | XER |
| mfxer $r t$ | mfspr $r t, \mathbf{1}$ | no | LR |
| mflr $r t$ | mfspr $r t, \mathbf{8}$ | no | CTR |
| mfctr $r t$ | mfspr $r t, \mathbf{9}$ | yes | DSISR |
| mfdsisr $r t$ | mfspr $r t, \mathbf{1 8}$ |  |  |


| mfdar rt | mfspr rt,19 | yes | DAR |
| :---: | :---: | :---: | :---: |
| mfdec $r$ t | mfspr rt, 22 | yes | DEC |
| mfsdr1 $r t$ | mfspr rt,25 | yes | SDR1 |
| mfsrr0 rt | mfspr rt,26 | yes | SRR0 |
| mfsrr1 rt | mfspr rt,27 | yes | SRR1 |
| mfsprg $r$ t,0 | mfspr rt,272 | yes | SPRG0 |
| mfsprg rt, 1 | mfspr rt,273 | yes | SPRG1 |
| mfsprg rt,2 | mfspr rt,274 | yes | SPRG2 |
| mfsprg $r$ t,3 | mfspr rt,275 | yes | SPRG3 |
| mfear rt | mfspr rt,282 | yes | EAR |
| mfpvr rt | mfspr rt,287 | yes | PVR |
| mfibatu rt, 0 | mfspr rt,528 | yes | IBATOU |
| mfibatl $r$ t, 1 | mfspr rt,529 | yes | IBATOL |
| mfibatu $r t, 1$ | mfspr rt,530 | yes | IBAT1U |
| mfibatl rt, 1 | mfspr rt,531 | yes | IBAT1L |
| mfibatu $r t, 2$ | mfspr rt,532 | yes | IBAT2U |
| mfibatl rt,2 | mfspr rt,533 | yes | IBAT2L |
| mfibatu $r$ t,3 | mfspr rt,534 | yes | IBAT3U |
| mfibatl $r t, 3$ | mfspr rt,535 | yes | IBAT3L |
| mfdbatu rt,0 | mfspr rt,536 | yes | DBATOU |
| mfdbatl rt,0 | mfspr rt,537 | yes | DBATOL |
| mfdbatu rt, 1 | mfspr rt,538 | yes | DBAT1U |
| mfdbatl $r t, 1$ | mfspr rt,539 | yes | DBAT1L |
| mfdbatu rt,2 | mfspr rt,540 | yes | DBAT2U |
| mfdbatl $r t, 2$ | mfspr rt,541 | yes | DBAT2L |
| mfdbatu $r$ t,3 | mfspr rt,542 | yes | DBAT3U |
| mfdbatl $r$ t,3 | mfspr rt,543 | yes | DBAT3L |

Note: The mfdec instruction is a privileged instruction in PowerPC. The encoding for this instruction in PowerPC differs from that in POWER family. See the mfspl instruction for information on this instruction. Differences between POWER family and PowerPC Instructions with the Same Op Code provides a summary of the differences for this instruction for POWER family and PowerPC.

## mtspr Extended Mnemonics for PowerPC

| mtspr Extended Mnemonics for PowerPC |  |  |  |
| :--- | :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | Privileged | SPR Name |
| mtxer $r s$ | mtspr 1,rs | no | XER |
| mtlr $r s$ | mtspr $8, r s$ | no | LR |
| mtctr $r s$ | mtspr $9, r s$ | no | CTR |
| mtdsisr $r s$ | mtspr 19,rs | yes | DSISR |
| mtdar $r s$ | mtspr 19,rs | yes | DAR |
| mtdec $r s$ | mtspr 22,rs | yes | DEC |


| mtsdr1 rs | mtspr 25,rs | yes | SDR1 |
| :---: | :---: | :---: | :---: |
| mtsrr0 rs | mtspr 26,rs | yes | SRR0 |
| mtsrr1 rs | mtspr 27,rs | yes | SRR1 |
| mtsprg 0,rs | mtspr 272,rs | yes | SPRG0 |
| mtsprg 1,rs | mtspr 273,rs | yes | SPRG1 |
| mtsprg 2,rs | mtspr 274,rs | yes | SPRG2 |
| mtsprg 3,rs | mtspr 275,rs | yes | SPRG3 |
| mtear rs | mtspr 282,rs | yes | EAR |
| mttbl rs (or mttb rs) | mtspr 284,rs | yes | TBL |
| mttbu rs | mtspr 285,rs | yes | TBU |
| mtibatu 0,rs | mtspr 528,rs | yes | IBATOU |
| mtibatl 0,rs | mtspr 529,rs | yes | IBATOL |
| mtibatu 1,rs | mtspr 530,rs | yes | IBAT1U |
| mtibatl 1,rs | mtspr 531,rs | yes | IBAT1L |
| mtibatu 2,rs | mtspr 532,rs | yes | IBAT2U |
| mtibatl 2,rs | mtspr 533,rs | yes | IBAT2L |
| mtibatu 3,rs | mtspr 534,rs | yes | IBAT3U |
| mtibatl 3,rs | mtspr 535,rs | yes | IBAT3L |
| mtdbatu 0,rs | mtspr 536,rs | yes | DBATOU |
| mtdbatl 0,rs | mtspr 537,rs | yes | DBATOL |
| mtdbatu 1,rs | mtspr 538,rs | yes | DBAT1U |
| mtdbatl 1,rs | mtspr 539,rs | yes | DBAT1L |
| mtdbatu 2,rs | mtspr 540,rs | yes | DBAT2U |
| mtdbatl 2,rs | mtspr 541,rs | yes | DBAT2L |
| mtdbatu 3,rs | mtspr 542,rs | yes | DBAT3U |
| mtdbatl 3,rs | mtspr 543,rs | yes | DBAT3L |

Note: The mfdec instruction is a privileged instruction in PowerPC. The encoding for this instruction in PowerPC differs from that in POWER family. See the mfspl instruction for information on this instruction. Differences between POWER family and PowerPC Instructions with the Same Op Code provides a summary of the differences for this instruction for POWER family and PowerPC.

## mfspr Extended Mnemonics for PowerPC 601 RISC Microprocessor

mfspr Extended Mnemonics for PowerPC 601 RISC Microprocessor

| Extended Mnemonic | Equivalent to | Privileged | SPR Name |
| :--- | :--- | :--- | :--- |
| mfmq $r t$ | mfspr $r t, 0$ | no | MQ |
| mfxer $r t$ | mfspr $r t, 1$ | no | XER |
| mfrtcu $r t$ | mfspr $r t, 4$ | no | RTCU |
| mfrtcl $r t$ | mfspr $r t, 5$ | no | RTCL |
| mfdec $r t$ | mfspr $r t, 6$ | no | DEC |
| mflr $r t$ | mfspr $r t, 8$ | no | LR |
| mfctr $r t$ | mfspr $r t, 9$ | no | CTR |


| mfdsisr $r t$ | mfspr $r t, 18$ | yes | DSISR |
| :--- | :--- | :--- | :--- |
| mfdar $r t$ | mfspr $r t, 19$ | yes | DAR |
| mfsdr1 $r t$ | mfspr $r t, 25$ | yes | SDR1 |
| mfsrr0 $r t$ | mfspr $r t, 26$ | yes | SRR0 |
| mfsrr1 $r t$ | mfspr $r t, 27$ | yes | SRR1 |
| mfsprg $r t, 0$ | mfspr $r t, 272$ | yes | SPRG0 |
| mfsprg $r t, 1$ | mfspr $r t, 273$ | yes | SPRG1 |
| mfsprg $r t, 2$ | mfspr $r t, 274$ | yes | SPRG2 |
| mfsprg $r t, 3$ | mfspr $r t, 275$ | yes | SPRG3 |
| mfear $r t$ | mfspr $r t, 282$ | yes | EAR |
| mfpvr $r t$ | mfspr $r t, 287$ | yes | PVR |

## mtspr Extended Mnemonics for PowerPC 601 RISC Microprocessor

| mtspr Extended Mnemonics for PowerPC 601 RISC Microprocessor | Privileged | SPR Name |  |
| :--- | :--- | :--- | :--- |
| Extended Mnemonic | Equivalent to | no | MQ |
| mtmq $r s$ | mtspr 0,rs | no | XER |
| mtxer $r s$ | mtspr 1,rs | no | LR |
| mtlr $r s$ | mtspr 8,rs | no | CTR |
| mtctr $r s$ | mtspr 9,rs | yes | DSISR |
| mtdsisr $r s$ | mtspr 18,rs | yes | RTCU |
| mtdar $r s$ | mtspr 19,rs | yes | RTCL |
| mtrtcu $r s$ | mtspr 20,rs | yes | DEC |
| mtrtcl $r s$ | mtspr 21,rs | yes | SDR1 |
| mtdec $r s$ | mtspr 22,rs | yes | SRR1 |
| mtsdr1 $r s$ | mtspr 25,rs | yes | SPRG0 |
| mtsrr0 $r s$ | mtspr 26,rs | yes | SPRG1 |
| mtsrr1 $r s$ | mtspr 27,rs | yes | SPRG2 |
| mtsprg 0,rs | mtspr 272,rs | yes | SPRG3 |
| mtsprg 1,rs | mtspr 273,rs | yes | EAR |
| mtsprg 2,rs | mtspr 274,rs | yes |  |
| mtsprg 3,rs | mtspr 275,rs | mtspr 282,rs |  |
| mtear $r s$ |  |  |  |

## Extended Mnemonics of 32-bit Fixed-Point Rotate and Shift Instructions

A set of extended mnemonics are provided for extract, insert, rotate, shift, clear, and clear left and shift left operations. This article discusses the following:

- Alternative Input Format
- 32-bit Rotate and Shift Extended Mnemonics for POWER family and PowerPC


## Alternative Input Format

The alternative input format is applied to the following POWER family and PowerPC instructions.
POWER familyPowerPC
rlimi[.] rlwimi[.]
rlinm[.] rlwinm[.]
rlnm[.] rlwnm[.]
rlmi[.] Not applicable

Five operands are normally required for these instructions. These operands are:
RA, RS, SH, MB, ME
$M B$ indicates the first bit with a value of 1 in the mask, and $M E$ indicates the last bit with a value of 1 in the mask. The assembler supports the following operand format.
RA, RS, SH, BM
$B M$ is the mask itself. The assembler generates the $M B$ and $M E$ operands from the $B M$ operand for the instructions. The assembler checks the $B M$ operand first. If an invalid $B M$ is entered, error 78 is reported.

A valid mask is defined as a single series (one or more) of bits with a value of 1 surrounded by zero or more bits with a value of $z 0$. A mask of all bits with a value of 0 may not be specified.

## Examples of Valid 32-bit Masks

The following table shows examples of valid 32 -bit masks.

|  |  | 0 |
| :--- | :--- | :--- |

## Examples of 32-bit Masks That Are Not Valid

The following table shows examples of 32 -bit masks that are not valid.
0
00000000000000000000000000000000
00000000000010111010000010100100000000
11111100000111111111111111000000

## 32-bit Rotate and Shift Extended Mnemonics for POWER family and PowerPC

The extended mnemonics for the rotate and shift instructions are in the POWER family and PowerPC intersection area (com assembly mode). A set of rotate and shift extended mnemonics provide for the following operations:

Extract Selects a field of $n$ bits starting at bit position $b$ in the source register. This field is right- or left-justified in the target register. All other bits of the target register are cleared to 0 .

Insert

Rotate

Shift

Clear
Clear left and shift left

Selects a left- or right-justified field of $n$ bits in the source register. This field is inserted starting at bit position $b$ of the target register. Other bits of the target register are unchanged. No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, since such an insertion requires more than one instruction.
Rotates the contents of a register right or left $n$ bits without masking.
Shifts the contents of a register right or left $n$ bits. Vacated bits are cleared to 0 (logical shift).
Clears the leftmost or rightmost $n$ bits of a register to 0 .
Clears the leftmost $b$ bits of a register, then shifts the register by $n$ bits. This operation can be used to scale a known nonnegative array index by the width of an element.

The rotate and shift extended mnemonics are shown in the following table. The $N$ operand specifies the number of bits to be extracted, inserted, rotated, or shifted. Because expressions are introduced when the extended mnemonics are mapped to the base mnemonics, certain restrictions are imposed to prevent the result of the expression from causing an overflow in the $S H, M B$, or $M E$ operand.

To maintain compatibility with previous versions of AIX, $n$ is not restricted to a value of 0 . If $n$ is 0 , the assembler treats 32-n as a value of 0 .

32-bit Rotate and Shift Extended Mnemonics for PowerPC

| Operation | Extended Mnemonic | Equivalent to | Restrictions |
| :---: | :---: | :---: | :---: |
| Extract and left justify immediate | extlwi $R A, R S, n, b$ | rlwinm RA, RS, b, 0, n-1 | $32>n>0$ |
| Extract and right justify immediate | extrwi $R A, R S, n, b$ | rlwinm RA, RS, b+n, 32-n, 31 | $32>n>0 \& b+n=<32$ |
| Insert from left immediate | inslwi $R A, R S, n, b$ | rlwinm RA, RS, 32-b, b, $(b+n)-1$ | $\begin{aligned} & b+n<=32 \& 32>n>0 \& 32 \\ & >b>=0 \end{aligned}$ |
| Insert from right immediate | insrwi $R A, R S$, $n, b$ | rlwinm RA, RS, 32-(b+n), <br> b, $(b+n)-1$ | $b+n<=32$ \& 32>n>0 |
| Rotate left immediate | rotlwi $R A, R S$, n | rlwinm RA, RS, n, 0, 31 | $32>n>=0$ |
| Rotate right immediate | rotrwi $R A, R S$, $n$ | rlwinm $R A, R S$, 32-n, 0, 31 | $32>n>=0$ |
| Rotate left | rotlw RA, RS, b | rlwinm RA, RS, RB, 0, 31 | None |
| Shift left immediate | slwi $R A, R S$, $n$ | rlwinm $R A, R S, n, 0,31-n$ | $32>n>=0$ |
| Shift right immediate | srwi RA, RS, $n$ | rlwinm RA, RS, 32-n, n, 31 | $32>n>=0$ |
| Clear left immediate | clrlwi RA, RS, $n$ | rlwinm RA, RS, 0, n, 31 | $32>n>=0$ |
| Clear right immediate | clrrwi RA, RS, $n$ | rlwinm $R A, R S, 0,0,31-n$ | $32>n>=0$ |
| Clear left and shift left immediate | clrslwi RA, RS, b, n | rlwinm RA, RS, b-n, 31-n | $\begin{aligned} & b-n>=0 \& 32>n>=0 \& \\ & 32>b>=0 \end{aligned}$ |

## Notes:

1. In POWER family, the mnemonic slwi[.] is sli[.]. The mnemonic srwi[.] is sri[.].
2. All of these extended mnemonics can be coded with a final . (period) to cause the Rc bit to be set in the underlying instruction.

## Examples

1. To extract the sign bit (bit 31) of register $R Y$ and place the result right-justified into register $R X$ :
```
extrwi RX, RY, 1, 0
```

This is equivalent to:

```
rlwinm RX, RY, 1, 31, 31
```

2. To insert the bit extracted in Example 1 into the sign bit (bit 31) of register $R X$ :
```
insrwi RZ, RX, 1, 0
```

This is equivalent to:

```
rlwimi RZ, RX, 31, 0, 0
```

3. To shift the contents of register $R X$ left 8 bits and clear the high-order 32 bits:

$$
\text { slwi RX, RX, } 8
$$

This is equivalent to:

$$
\text { rlwinm RX, RX, 8, 0, } 23
$$

4. To clear the high-order 16 bits of the low-order 32 bits of register $R Y$ and place the result in register $R X$, and clear the high-order 32 bits of register $R X$ :

$$
\text { clrlwi RX, RY, } 16
$$

This is equivalent to:

```
rlwinm RX, RY, 0, 16, 31
```


## Related Information

The addid or ai (Add Immediate Carrying) instruction, addic. or ai. (Add Immediate Carrying and Record) instruction, bc (Branch Conditional) instruction, bclit or ber (Branch Conditional Link Register) instruction, bcctr or bcc (Branch Conditional to Count Register) instruction, addl (Add Immediate) or cal (Compute Address Lower) instruction, addis or cau (Add Immediate Shifted) instruction, cmpi (Compare Immediate) instruction, cmp (Compare) instruction, cmplil (Compare Logical Immediate) instruction, cmpl (Compare Logical) instruction, creqv (Condition Register Equivalent) instruction, cror (Condition Register OR) instruction, crnor (Condition Register NOR) instruction, crxor (Condition Register XOR) instruction, mfspr (Move From Special-Purpose Register) instruction, mispr (Move To Special-Purpose Register) instruction, hor (NOR) instruction, on (OR) instruction, rlwinm or rlinm (Rotate Left Word Immediate Then AND with Mask) instruction, tw or $\mathbf{t}$ (Trap Word) instruction, twid or ti (Trap Word Immediate) instruction.

## Extended Mnemonics of 64-bit Fixed-Point Rotate and Shift Instructions

A set of extended mnemonics are provided for extract, insert, rotate, shift, clear, and clear left and shift left operations. This article discusses the following:

- Alternative Input Format
- 64-hit Rotate and Shift Fxtended Mnemonics for POWFR family and PowerPC


## Alternative Input Format

The alternative input format is applied to the following POWER family and PowerPC instructions.

## POWER familyPowerPC

| rlimi[.] | rlwimi[.] |
| :--- | :--- |
| rlinm[.] | rlwinm[.] |
| rınm[.] | rlwnm[.] |
| rimi[.] | Not applicable |

Five operands are normally required for these instructions. These operands are:
$R A, R S, S H, M B, M E$
$M B$ indicates the first bit with a value of 1 in the mask, and ME indicates the last bit with a value of 1 in the mask. The assembler supports the following operand format.

RA, RS, SH, BM
$B M$ is the mask itself. The assembler generates the $M B$ and $M E$ operands from the $B M$ operand for the instructions. The assembler checks the $B M$ operand first. If an invalid $B M$ is entered, error 78 is reported.

A valid mask is defined as a single series (one or more) of bits with a value of 1 surrounded by zero or more bits with a value of $z 0$. A mask of all bits with a value of 0 may not be specified.

## 64-bit Rotate and Shift Extended Mnemonics for POWER family and PowerPC

The extended mnemonics for the rotate and shift instructions are in the POWER family and PowerPC intersection area (com assembly mode). A set of rotate and shift extended mnemonics provide for the following operations:

Extract

Insert

Rotate

Shift

Clear
Clear left and shift left

Selects a field of $n$ bits starting at bit position $b$ in the source register. This field is right- or left-justified in the target register. All other bits of the target register are cleared to 0 .
Selects a left- or right-justified field of $n$ bits in the source register. This field is inserted starting at bit position $b$ of the target register. Other bits of the target register are unchanged. No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, since such an insertion requires more than one instruction.
Rotates the contents of a register right or left $n$ bits without masking.
Shifts the contents of a register right or left $n$ bits. Vacated bits are cleared to 0 (logical shift).
Clears the leftmost or rightmost $n$ bits of a register to 0 .
Clears the leftmost $b$ bits of a register, then shifts the register by $n$ bits. This operation can be used to scale a known nonnegative array index by the width of an element.

The rotate and shift extended mnemonics are shown in the following table. The $N$ operand specifies the number of bits to be extracted, inserted, rotated, or shifted. Because expressions are introduced when the extended mnemonics are mapped to the base mnemonics, certain restrictions are imposed to prevent the result of the expression from causing an overflow in the $S H, M B$, or ME operand.

To maintain compatibility with previous versions of AIX, $n$ is not restricted to a value of 0 . If $n$ is 0 , the assembler treats 32-n as a value of 0 .

63-bit Rotate and Shift Extended Mnemonics for PowerPC

| Operation | Extended Mnemonic | Equivalent to | Restrictions |
| :--- | :--- | :--- | :--- |
| Extract double word and <br> right justify immediate | extrdi $R A, R S, n, b$ | rldicl $R A, R S, b+n, 64-n$ | $n>0$ |
| Rotate double word left <br> immediate | rotldi $R A, R S, n$ | rldicl $R A, R S, n, \mathbf{0}$ | None |


| Rotate double word right <br> immediate | rotrdi $R A, R S, n$ | rldicl $R A, R S, 64-n, \mathbf{0}$ | None |
| :--- | :--- | :--- | :--- |
| Rotate double word right <br> immediate | srdi $R A, R S, n$ | rldicl $R A, R S, 64-n, n$ | $n<64$ |
| Clear left double word <br> immediate | cIrldi $R A, R S, n$ | rldicl $R A, R S, \mathbf{0}, n$ | $n<64$ |
| Extract double word and left <br> justify immediate | extldi $R A, R S, n, b$ | rldicr $R A, R S, b, n-1$ | None |
| Shift left double word <br> immediate | sldi $R A, R S, n$ | rldicr $R A, R S, n, 63-n$ | None |
| Clear right double word <br> immediate | cIrrdi $R A, R S, n$ | rldicr $R A, R S, \mathbf{0}, 63-n$ | None |
| Clear left double word and <br> shift left immediate | cIrlsldi $R A, R S, b, n$ | rldic $R A, R S, n, b-n$ | None |
| Insert double word from <br> right immediate | insrdi $R A, R S, n, b$ | rldimi $R A, R S, 64-(b+n)$, | None |
| Rotate double word left | rotld $R A, R S, R B$ | rldcl $R A, R S, R B, 0$ | None |

Note: All of these extended mnemonics can be coded with a final . (period) to cause the Rc bit to be set in the underlying instruction.

## Examples

## Related Information

The addid or ai (Add Immediate Carrying) instruction, addic. or ai. (Add Immediate Carrying and Record) instruction, bc (Branch Conditional) instruction, bcll or ber (Branch Conditional Link Register) instruction, bcctrl or bcc (Branch Conditional to Count Register) instruction, addl (Add Immediate) or cal (Compute Address Lower) instruction, addis or cau (Add Immediate Shifted) instruction, cmpi (Compare Immediate) instruction, cmp (Compare) instruction, cmpli (Compare Logical Immediate) instruction, cmpl (Compare Logical) instruction, creqv (Condition Register Equivalent) instruction, cron (Condition Register OR) instruction, crnor (Condition Register NOR) instruction, crxon (Condition Register XOR) instruction, mfspr (Move From Special-Purpose Register) instruction, mtsprl (Move To Special-Purpose Register) instruction, hor (NOR) instruction, 아 (OR) instruction, rlwinm or rlinm (Rotate Left Word Immediate Then AND with Mask) instruction, tw or (Trap Word) instruction, twil or ti (Trap Word Immediate) instruction.

## Chapter 7. Migrating Source Programs

The assembler issues errors and warnings if a source program contains instructions that are not in the current assembly mode. Source compatibility of POWER family programs is maintained on PowerPC platforms. All POWER family user instructions are emulated in PowerPC by the operating system. Because the emulation of instructions is much slower than the execution of hardware-supported instructions, for performance reasons it may be desirable to modify the source program to use hardware-supported instructions.

The "invalid instruction form" problem occurs when restrictions are required in PowerPC but not required in POWER family. The assembler checks for invalid instruction form errors, but it cannot check the Iswx instruction for these errors. The Iswx instruction requires that the registers specified by the second and third operands ( $R A$ and $R B$ ) are not in the range of registers to be loaded. Since this is determined by the content of the Fixed-Point Exception Register (XER) at run time, the assembler cannot perform an invalid instruction form check for the Iswx instruction. At run time, some of these errors may cause a silence failure, while others may cause an interruption. It may be desirable to eliminate these errors. See Detection of New Frror Conditions for more information on invalid instruction forms.

If the mfspr and mtspr instructions are used, check for proper coding of the special-purpose register (SPR) operand. The assembler requires that the low-order five bits and the high-order five bits of the SPR operand be reversed before they are used as the input operand. POWER family and PowerPC have different sets of SPR operands for nonprivileged instructions. Check for the proper encoding of these operands. Five POWER family SPRs (TID, SDRO, MQ, RTCU, and RTCL) are dropped from PowerPC, but the MQ, RTCU, and RTCL instructions are emulated in PowerPC. While these instructions can still be used, there is some performance degradation due to the emulation. (The operating system has new routines read_real_time_and_ime_base_to_time that can sometimes be used instead of code accessing the real time clock or time base SPRs.)

More information on migrating source programs can be found in the following:

- Functional Differences for POWER family and PowerPC Instructions
- Differences between POWER family and PowerPC Instructions with the Same Op Code
- Extended Mnemonics Changes
- POWER family Instructions Deleted from PowerPd
- New PowerPC Instructions
- Instructions Available Only for the PowerPC 601 BISC Microprocessor
- Migration of Branch Conditional Statements with No Separator after Mnemonid


## Functional Differences for POWER family and PowerPC Instructions

The following table lists the POWER family and PowerPC instructions that share the same op code on POWER family and PowerPC platforms, but differ in their functional definition. Use caution when using these instructions in com assembly mode.

| POWER family and PowerPC Instructions with Functional Differences |  |  |
| :--- | :--- | :--- |
| POWER family | PowerPC | Description |
| dcs | sync | The sync instruction causes more pervasive synchronization in <br> PowerPC than the dcs instruction does in POWER family. |
| ics | isync | The isync instruction causes more pervasive synchronization in <br> PowerPC than the ics instruction does in POWER family. |


| svca | sc | In POWER family, information from MSR is saved into CTR. In <br> PowerPC, this information is saved into SRR1. PowerPC only <br> supports one vector. POWER family allows instruction fetching to <br> continue at any of 128 locations. POWER family saves the <br> low-order 16 bits of the instruction in CTR. PowerPC does not save <br> the low-order 16 bits of the instruction. |
| :--- | :--- | :--- |
| mtsri | mtsrin | POWER family uses the RA field to compute the segment register <br> number and, in some cases, the effective address (EA) is stored. <br> PowerPC has no RA field, and the EA is not stored. |
| Isx | Iswx | POWER family does not alter the target register RT if the string <br> length is 0. PowerPC leaves the contents of the target register RT <br> undefined if the string length is 0. |
| mfsr | mfsr | This is a nonprivileged instruction in POWER family. It is a <br> privileged instruction in PowerPC. |
| mfmsr | mfdec | This is a nonprivileged instruction in POWER family. It is a <br> privileged instruction in PowerPC. |
| mfec | The mfdec instruction is nonprivileged in POWER family, but <br> becomes a privileged instruction in PowerPC. As a result, the DEC <br> encoding number for the mfdec instruction is different for POWER <br> family and PowerPC. |  |
| mffs | POWER family sets the high-order 32 bits of the result to 0xFFFF <br> FFFF. In PowerPC, the high-order 32 bits of the result are <br> undefined. |  |

See Incompatibilities with the POWER family Architecture in PowerPC Architecture for detailed information on functional differences for these instructions.

## Differences between POWER family and PowerPC Instructions with the Same Op Code

This section discusses the following:

- Instructions with the Same Op Code, Mnemonic, and Function
- Instructions with the Same Op Code and Function
- mfdec Instructions


## Instructions with the Same Op Code, Mnemonic, and Function

The following instructions are available in POWER family and PowerPC. These instructions share the same op code and mnemonic, and have the same function in POWER family and PowerPC, but use different input operand formats.

- cmp
- cmpi
- cmpli
- cmpl

The input operand format for POWER family is:
$B F, R A, S \| R B|U|$
The input operand format for PowerPC is:
$B F, L, R A, S I|R B| U \mid$

The assembler handles these as the same instructions in POWER family and PowerPC, but with different input operand formats. The L operand is one bit. For POWER family, the assembler presets this bit to 0 . For 32-bit PowerPC platforms, this bit must be set to 0 , or an invalid instruction form results.

## Instructions with the Same Op Code and Function

The instructions listed in the following table are available in POWER family and PowerPC. These instructions share the same op code and function, but have different mnemonics and input operand formats. The assembler still places them in the POWER family/PowerPC intersection area, because the same binary code is generated. If the -s option is used, no cross-reference is given, because it is necessary to change the source code when migrating from POWER family to PowerPC, or vice versa.

| Instructions with Same Op Code and Function |  |
| :--- | :--- |
| POWER family | PowerPC |
| cal | addi |
| mtsri | mtsrin |
| svca | sc |
| cau | addis |

## Notes:

1. Iil is an extended mnemonic of cal, and $\mathbf{l i}$ is an extended mnemonic of addi. Since the op code, function, and input operand format are the same, the assembler provides a cross-reference for lil and li.
2. liu is an extended mnemonic of cau, and lis is an extended mnemonic of addis. Since the input operand format is different, the assembler does not provide a cross-reference for liu and lis.
3. The immediate value for the cau instruction is a 16 -bit unsigned integer, while the immediate value for the addis instruction is a 16 -bit signed integer. The assembler performs a ( 0,65535 ) value range check for the UI field and a $(-32768,32767)$ value range check for the SI field.
To maintain source compatibility of the cau and addis instructions, the assembler expands the value range check to $(-65536,65535)$ for the addis instruction. The sign bit is ignored and the assembler ensures only that the immediate value fits in 16 bits. This expansion does not affect the behavior of a 32-bit implementation.
For a 64-bit implementation, if bit 32 is set, it is propagated through the upper 32 bits of the 64 -bit general-purpose register (GPR). Therefore, if an immediate value within the range (32768, 65535 ) or (-65536, -32767 ) is used for the addis instruction in a 32 -bit mode, this immediate value may not be directly ported to a 64 -bit mode.

## mfdec Instructions

Moving from the DEC (decrement) special purpose register is privileged in PowerPC, but nonprivileged in POWER family. One bit in the instruction field that specifies the register is 1 for privileged operations, but 0 for nonprivileged operations. As a result, the encoding number for the DEC SPR for the mfdec instruction has different values in PowerPC and POWER family. The DEC encoding number is 22 for PowerPC and 6 for POWER family. If the mfdec instruction is used, the assembler determines the DEC encoding based on the current assembly mode. The following list shows the assembler processing of the mfdec instruction for each assembly mode value:

- If the assembly mode is pwr, pwr2, or 601, the DEC encoding is 6.
- If the assembly mode is ppc, 603, or $\mathbf{6 0 4}$, the DEC encoding is 22 .
- If the default assembly mode, which treats POWER family/PowerPC incompatibility errors as instructional warnings, is used, the DEC encoding is 6 . Instructional warning 158 reports that the DEC SPR encoding 6 is used to generate the object code. The warning can be suppressed with the -W flag.
- If the assembly mode is any, the DEC encoding is 6 . If the -w flag is used, a warning message (158) reports that the DEC SPR encoding 6 is used to generate the object code.
- If the assembly mode is com, an error message reports that the mfdec instruction is not supported. No object code is generated. In this situation, the mfspr instruction must be used to encode the DEC number.


## Extended Mnemonics Changes

The following lists show the added extended mnemonics for POWER family and PowerPC. The assembler places all POWER family and PowerPC extended mnemonics in the POWER family/PowerPC intersection area if their basic mnemonics are in this area. Extended mnemonics are separated for POWER family and PowerPC only for migration purposes. See Extended_Instruction_Mnemonics Overview for more information.

## Extended Mnemonics in com Mode

The following PowerPC extended mnemonics for branch conditional instructions have been added:

- bdzt
- bdzta
- bdztl
- bdztla
- bdzf
- bdzfa
- bdzfl
- bdzfla
- bdnzt
- bdnzta
- bdnztl
- bdnztla
- bdnzf
- bdnzfa
- bdnzfl
- bdnzfla
- bdztlr
- bdzt|rl
- bdzflr
- bdzflrı
- bdnztlr
- bdnztlr
- bdnzflr
- bdnzflrl
- bun
- buna
- bunl
- bunla
- bunlr
- bunlrl
- bunctr
- bunctrl
- bnu
- bnua
- bnul
- bnula
- bnulr
- bnulrl
- bnuctr
- bnuctrl

The following PowerPC extended mnemonics for condition register logical instructions have been added:

- crset
- crclr
- crmove
- crnot

The following PowerPC extended mnemonics for fixed-point load instructions have been added:

- Ii
- lis
- la

The following PowerPC extended mnemonics for fixed-point arithmetic instructions have been added:

- subi
- subis
- subc

The following PowerPC extended mnemonics for fixed-point compare instructions have been added:

- cmpwi
- cmpw
- cmplwi
- cmplw

The following PowerPC extended mnemonics for fixed-point trap instructions have been added:

- trap
- twlng
- twlngi
- twlnl
- twInli
- twng
- twngi
- twnl
- twnli

The following PowerPC extended mnemonics for fixed-point logical instructions have been added:

- nop
- mr[.]
- not[.]

The following PowerPC extended mnemonics for fixed-point rotate and shift instructions have been added:

- extlwi[.]
- extrwi[.]
- inslwi[.]
- insrwi[.]
- rotlw[.]
- rotlwi[.]
- rotrwi[.]
- clrlwi[.]
- clrrwi[.]
- clrlslwi[.]


## Extended Mnemonics in ppc Mode

The following PowerPC extended mnemonic for fixed-point arithmetic instructions has been added for ppc mode:

- sub


## POWER family Instructions Deleted from PowerPC

The following table lists the POWER family instructions that have been deleted from PowerPC, yet are still supported by the PowerPC 601 RISC Microprocessor. AIX Version 4 provides services to emulate most of these instructions if an attempt to execute one of them is made on a processor that does not include the instruction, such as PowerPC 603 RISC Microprocessor or PowerPC 604 RISC Microprocessor, but no emulation services are provided for the mtrtcl, mtrtcu, or svcla instructions. Using the code to emulate an instruction is much slower than executing an instruction.

| POWER family Instructions Deleted from PowerPC, Supported byPowerPC 601 RISC Microprocessor |  |  |  |
| :--- | :--- | :--- | :--- |
| abs[o][.] | clcs | $\operatorname{div}[\mathrm{o}[$ [.] | divs[o][.] |
| doz[o][.] | dozi | Iscbx[.] | maskg[.] |
| maskir[.] | mfmq | mfrtcl | mfrtcu |
| mtmq | mtrtcl | mtrtcu | mul[o][.] |
| nabs[o][.] | rlmi[.] | rrib[.] | sle[.] |
| sleq[.] | sliq[.] | slliq[.] | sllq[.] |
| slq[.] | sraiq[.] | sraq[.] | sre[.] |
| srea[.] | sreq[.] | sriq[.] | srliq[.] |
| srlq[.] | srq[.] | svcla |  |

Note: Extended mnemonics are not included in the previous table, except for extended mnemonics for the mfspr and mtspr instructions.

The following table lists the POWER family instructions that have been deleted from PowerPC and that are not supported by the PowerPC 601 RISC Microprocessor. AIX Version 4 does not provide services to emulate most of these instructions. However, emulation services are provided for the clf, dclst, and dclz instructions. Also, the cli instruction is emulated, but only when it is executed in privileged mode.

| POWER family Instructions Deleted from PowerPC, Not Supported by PowerPC 601 RISC Microprocessor |  |  |  |
| :--- | :--- | :--- | :--- |
| clf | cli | dclst | dclz |
| mfsdr0 | mfsri | mftid | mtsdr0 |


| mttid | rac[.] | rfsvc | svc |
| :--- | :--- | :--- | :--- |
| svcl | tlbi |  |  |

## New PowerPC Instructions

The following table lists new instructions that have been added to PowerPC, but are not in POWER family. These instructions are supported by the PowerPC 601 RISC Microprocessor.

| New PowerPC Instructions, Supported by PowerPC 601 RISC Microprocessor |  |  |  |
| :--- | :--- | :--- | :--- |
| dcbf | dcbi | dcbst | dcbt |
| dcbtst | dcbz | divw[0][.] | divwu[o][.] |
| eieio | extsb[.] | fadds[.] | fdivs[.] |
| fmadds[.] | fmsubs[.] | fmuls[.] | fnmadds[.] |
| fnmsubs[.] | fsubs[.] | icbi | Iwarx |
| mfear | mfpvr | mfsprg | mfsrin |
| mtear | mtsprg | mulhw[.] | mulhwu[.] |
| stwcx. | subf[o][.] |  |  |

Note: Extended mnemonics are not included in the previous table, except for extended mnemonics for the mfspr and mtspr instructions.

The following table lists new instructions that have been added to PowerPC, but are not in POWER family. These instructions are not supported by the PowerPC 601 RISC Microprocessor.

| New PowerPC Instructions, Not Supported by PowerPC 601 RISC Microprocessor |  |  |  |
| :--- | :--- | :--- | :--- |
| mfdbatl | mfdbatu | mtdbatl | mtdbatu |
| mttb | mttbu | mftb | mftbu |
| mfibatl | mfibatu | mtibatl | mtibatu |

## Instructions Available Only for the PowerPC 601 RISC Microprocessor

The following table lists PowerPC optional instructions that are implemented in the PowerPC 601 RISC Microprocessor:

| PowerPC 601 RISC Microprocessor-Unique Instructions |  |  |  |
| :--- | :--- | :--- | :--- |
| eciwx | ecowx | mfbatl | mfbatu |
| mtbatl | mtbatu | tlbie |  |

Note: Extended mnemonics, with the exception of mfspr and mtspr extended mnemonics, are not provided.

## Migration of Branch Conditional Statements with No Separator after Mnemonic

The AIX Version 4 assembler may parse some statements different from the previous version of the assembler. This different parsing is only a possibility for statements that meet all the following conditions:

- The statement does not have a separator character (space or tab) between the mnemonic and the operands.
- The first character of the first operand is a plus sign (+) or a minus sign (-).
- The mnemonic represents a Branch Conditional instruction.

If an assembler program has statements that meet all the conditions above, and the minus sign, or a plus sign in the same location, is intended to be part of the operands, not part of the mnemonic, the source program must be modified. This is especially important for minus signs, because moving a minus sign can significantly change the meaning of a statement.

The possibility of different parsing occurs in AIX Version 4 because the assembler was modified to support branch prediction extended mnemonics which use the plus sign and minus sign as part of the mnemonic. In previous versions of the assembler, letters and period (.) were the only possible characters in mnemonics. For information on using the new function, see Extended_Mnemonics for Branch Prediction .

## Examples

1. The following statement is parsed by the AIX Version 4 assembler so that the minus sign is part of the mnemonic (but previous versions of the assembler parsed the minus sign as part of the operands) and must be modified if the minus sign is intended to be part of the operands:
```
bnea- 16 # Separator after the - , but none before
    # Now: bnea- is a Branch Prediction Mnemonic
    # and 16 is operand.
    # Previously: bnea was mnemonic
    # and -16 was operand.
```

2. The following are several sample statements which the AIX Version 4 assembler parses the same as previous assemblers (the minus sign will be interpreted as part of the operands):
```
bnea -16 # Separator in source program - Good practice
bnea-16 # No separators before or after minus sign
bnea - 16 # Separators before and after the minus sign
```


## Related Information

Features of the AIX Version 4 Assembled .

## Chapter 8. Instruction Set

This chapter contains reference articles for the operating system assembler instruction set. The following appendixes also provide information on the operating system assembler instruction set:

- Appendix B. Instruction Set Sorted by Mnemonid
- Appendix C. Instruction Set Sorted by Primary and Extended Op Code
- Appendix D. Instructions Common to POWER family, POWER2, and PowerPC
- Appendix E. POWER family and POWER2 Instructions
- Appendix F. PowerPC Instructions
- Appendix G. PowerPC 601 RISC Microprocessor Instructions


## abs (Absolute) Instruction

## Purpose

Takes the absolute value of the contents of a general-purpose register and places the result in another general-purpose register.

Note: The abs instruction is supported only in the POWER family architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | $/ / \prime$ |
| 21 | OE |
| $22-30$ | 360 |
| 31 | Rc |

## POWER family

| ab | BA, $B A$ |
| :---: | :---: |
| abs. | BT, BA |
| abso | BT, 8 A |
| abso. | BT, RA |

## Description

The abs instruction places the absolute value of the contents of general-purpose register (GPR) RA into the target GPR RT.

If GPR RA contains the most negative number (' 80000000 '), the result of the instruction is the most negative number, and the instruction will set the Overflow bit in the Fixed-Point Exception Register to 1 if the OE bit is set to 1 .

The abs instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| abs | 0 | None | 0 | None |
| abs. | 0 | None | 1 | LT,GT,EQ,SO |
| abso | 1 | SO,OV | 0 | None |
| abso. | 1 | SO,OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the abs instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R T \quad$ Specifies the target general-purpose register where result of operation is stored.
$R A \quad$ Specifies the source general-purpose register for operation.

## Examples

1. The following code takes the absolute value of the contents of GPR 4 and stores the result in GPR 6:
\# Assume GPR 4 contains $0 x 70003000$.
abs 6,4
\# GPR 6 now contains $0 x 70003000$.
2. The following code takes the absolute value of the contents of GPR 4, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xFFFF FFFF.
abs. 6,4
\# GPR 6 now contains $0 x 00000001$.
3. The following code takes the absolute value of the contents of GPR 4, stores the result in GPR 6, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000. abso 6,4
\# GPR 6 now contains $0 \times 4$ FFB D000.
4. The following code takes the absolute value of the contents of GPR 4, stores the result in GPR 6, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 \times 80000000$.
abso. 6,4
\# GPR 6 now contains $0 x 80000000$.

## Related Information

Eixed-Point-Processor.
Fixed-Point Arithmetic_Instructions.

## add (Add) or cax (Compute Address) Instruction

## Purpose

Adds the contents of two general-purpose registers.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 266 |
| 31 | Rc |

## PowerPC

| add | $B A$ |
| :--- | :--- |
| add. | $B A$ |
| addo | $B A$ |
| addo. | $B A$ |
|  | $B A$, |
| $B A$ | $B A$ |
| $B A$ | $B A$ |

POWER family

| cax | B7, $R$, $R$, |
| :---: | :---: |
| cax. | RA, RA, RB |
| caxo | RA, $R$, $R 1$ |
| caxo. | RT, RA, RB |

## Description

The add and cax instructions place the sum of the contents of general-purpose register (GPR) RA and GPR RB into the target GPR RT.

The add and cax instructions have four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE $)$ | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| add | 0 | None | 0 | None |
| add. | 0 | None | 1 | LT,GT,EQ,SO |
| addo | 1 | SO,OV | 0 | None |
| addo. | 1 | SO,OV | 1 | LT,GT,EQ,SO |
| cax | 0 | None | 0 | None |
| cax. | 0 | None | 1 | LT,GT,EQ,SO |
| caxo | 1 | SO,OV | 0 | None |
| caxo. | 1 | SO,OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the add instruction and the four syntax forms of the cax instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
$R B \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code adds the address or contents in GPR 6 to the address or contents in GPR 3 and stores the result in GPR 4:
```
# Assume GPR 6 contains 0x0004 0000.
# Assume GPR 3 contains 0x0000 4000.
add 4,6,3
# GPR 4 now contains 0x0004 4000.
```

2. The following code adds the address or contents in GPR 6 to the address or contents in GPR 3, stores the result in GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 6 contains $0 \times 80007000$.
\# Assume GPR 3 contains $0 x 70008000$. add. 4,6,3
\# GPR 4 now contains 0xF000 F000.
3. The following code adds the address or contents in GPR 6 to the address or contents in GPR 3, stores the result in GPR 4, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
```
# Assume GPR 6 contains 0xEFFF FFFF.
# Assume GPR 3 contains 0x8000 0000.
addo 4,6,3
# GPR 4 now contains 0x6FFF FFFF.
```

4. The following code adds the address or contents in GPR 6 to the address or contents in GPR 3, stores the result in GPR 4, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 6 contains 0xEFFF FFFF.
\# Assume GPR 3 contains 0xEFFF FFFF.
addo. 4,6,3
\# GPR 4 now contains 0xDFFF FFFE.

## Related Information

Fixed-Point Processor.
Fixed-Point Address Computation_Instructions.

## addc or a (Add Carrying) Instruction

## Purpose

Adds the contents of two general-purpose registers and places the result in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | RB |


| Bits | Value |
| :--- | :--- |
| 21 | OE |
| $22-30$ | 10 |
| 31 | Rc |

## PowerPC

| addc | $B A, R A, R B$ |
| :--- | :--- |
| addc. | $B A, R A, R B$ |
| addco | $B H, R A, R B$ |
| addco. | $B H, R A, R B$ |


| a | $B A, B A, B B$ |
| :--- | :--- |
| a. | $B A, B A, B B$ |
| ao | $B A, B A, B B$ |
| ao. | $B H, B A, B B$ |

## Description

The addc and a instructions place the sum of the contents of general-purpose register (GPR) RA and GPR RB into the target GPR RT.

The addc instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The a instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE $)$ | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| addc | 0 | CA | 0 | None |
| addc. | 0 | CA | 1 | LT,GT,EQ,SO |
| addco | 1 | SO,OV,CA | 0 | None |
| addco. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |
| a | 0 | CA | 0 | None |
| a. | 0 | CA | 1 | LT,GT,EQ,SO |
| ao | 1 | SO,OV,CA | 0 | None |
| ao. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |

The four syntax forms of the addc instruction and the four syntax forms of the a instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code adds the contents of GPR 4 to the contents of GPR 10 and stores the result in GPR 6:
```
# Assume GPR 4 contains 0x9000 3000.
# Assume GPR 10 contains 0x8000 7000.
addc 6,4,10
# GPR 6 now contains 0x1000 A000.
```

2. The following code adds the contents of GPR 4 to the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 70003000$.
\# Assume GPR 10 contains 0xFFFF FFFF. addc. 6,4,10
\# GPR 6 now contains 0x7000 2FFF.
3. The following code adds the contents of GPR 4 to the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 90003000$.
\# Assume GPR 10 contains 0x7B41 92C0.
addco 6,4,10
\# GPR 6 now contains 0x0B41 C2C0.
4. The following code adds the contents of GPR 4 to the contents of GPR 10 , stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 80000000$.
\# Assume GPR 10 contains $0 x 80007000$. addco. 6,4,10
\# GPR 6 now contains $0 x 00007000$.

## Related Information

## Fixed-Point Processor

Fixed-Point Arithmetic Instructions.

## adde or ae (Add Extended) Instruction

## Purpose

Adds the contents of two general-purpose registers to the value of the Carry bit in the Fixed-Point Exception Register and places the result in a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 138 |


| Bits |  |
| :--- | :--- |
| 31 | Rc |

## PowerPC

| adde | RT, $R, ~ R A$ |
| :---: | :---: |
| adde. | Bh, RA, RB |
| addeo | B7, RA, RB |
| addeo. | RC, RA, RB |

## POWER family

ae
ae.
aeo
aeo.

RT, RA, RB
B7, RA, RB
$B 7, B A$
$B 7, B A, B A$

## Description

The adde and ae instructions place the sum of the contents of general-purpose register (GPR) RA, GPR $R B$, and the Carry bit into the target GPR RT.

The adde instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The ae instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| adde | 0 | CA | 0 | None |
| adde. | 0 | CA | 1 | LT,GT,EQ,SO |
| addeo | 1 | SO,OV,CA | 0 | None |
| addeo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |
| ae | 0 | CA | 0 | None |
| ae. | 0 | CA | 1 | LT,GT,EQ,SO |
| aeo | 1 | SO,OV,CA | 0 | None |
| aeo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |

The four syntax forms of the adde instruction and the four syntax forms of the ae instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code adds the contents of GPR 4, the contents of GPR 10, and the Fixed-Point Exception Register Carry bit and stores the result in GPR 6:
\# Assume GPR 4 contains $0 \times 10000400$.
\# Assume GPR 10 contains $0 \times 10000400$.
\# Assume the Carry bit is one. adde 6,4,10 \# GPR 6 now contains 0x2000 0801.
2. The following code adds the contents of GPR 4, the contents of GPR 10, and the Fixed-Point Exception Register Carry bit; stores the result in GPR 6; and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 \times 90003000$.
\# Assume GPR 10 contains 0x7B41 92C0. \# Assume the Carry bit is zero. adde. 6,4,10
\# GPR 6 now contains 0x0B41 C2C0.
3. The following code adds the contents of GPR 4, the contents of GPR 10, and the Fixed-Point Exception Register Carry bit; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains $0 \times 10000400$.
\# Assume GPR 10 contains 0xEFFF FFFF. \# Assume the Carry bit is one. addeo 6,4,10
\# GPR 6 now contains 0x0000 0400.
4. The following code adds the contents of GPR 4, the contents of GPR 10, and the Fixed-Point Exception Register Carry bit; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 \times 90003000$.
\# Assume GPR 10 contains $0 x 80007000$.
\# Assume the Carry bit is zero.
addeo. 6,4,10
\# GPR 6 now contains $0 \times 1000$ A000.

## Related Information

Fixed-Point Processor .
Fixed-Point Arithmetic Instructions.

## addi (Add Immediate) or cal (Compute Address Lower) Instruction

## Purpose

Calculates an address from an offset and a base address and places the result in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 14 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | SIID |

```
PowerPC
addi
BA, BA, S
POWER family
cal 林, [( |A)
```

See Extended Mnemonics of Fixed-Point_Arithmetic_Instructions and Extended_Mnemonics of Fixed-Poind Load Instructions for more information.

## Description

The addi and cal instructions place the sum of the contents of general-purpose register (GPR) RA and the 16 -bit two's complement integer $S /$ or $D$, sign-extended to 32 bits, into the target GPR RT. If GPR RA is GPR 0 , then $S /$ or $D$ is stored into the target GPR RT.

The addi and cal instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for operation.
$D \quad$ Specifies 16-bit two's complement integer sign extended to 32 bits.
SI Specifies 16-bit signed integer for operation.

## Examples

The following code calculates an address or contents with an offset of 0xFFFF 8FF0 from the contents of GPR 5 and stores the result in GPR 4:
\# Assume GPR 5 contains $0 x 00000900$.
addi 4,0xFFFF8FF0(5)
\# GPR 4 now contains 0xFFFF 98F0.

## Related Information

Eixed-Point Processor .
Eixed-Point Address Computation_Instructions.

## addic or ai (Add Immediate Carrying) Instruction

## Purpose

Adds the contents of a general-purpose register and a 16-bit signed integer, places the result in a general-purpose register, and effects the Carry bit of the Fixed-Point Exception Register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 12 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | SI |

## PowerPC addic $B \pi, B A$

## POWER family

ai
RA, $R A$

See Extended Mnemonics of Fixed-Point Arithmetic_Instructions for more information.

## Description

The addic and ai instructions place the sum of the contents of general-purpose register (GPR) RA and a 16 -bit signed integer, SI, into target GPR $R T$.

The 16-bit integer provided as immediate data is sign-extended to 32 bits prior to carrying out the addition operation.

The addic and ai instructions have one syntax form and can set the Carry bit of the Fixed-Point Exception Register; these instructions never affect Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
SI Specifies 16-bit signed integer for operation.

## Examples

The following code adds 0xFFFF FFFF to the contents of GPR 4, stores the result in GPR 6, and sets the Carry bit to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 2346.
addic 6,4,0xFFFFFFFF
\# GPR 6 now contains $0 x 00002345$.

## Related Information

Eixed-Point Processor.
Fixed-Point Arithmetic Instructions.

## addic. or ai. (Add Immediate Carrying and Record) Instruction

## Purpose

Performs an addition with carry of the contents of a general-purpose register and an immediate value.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 13 |
| $6-10$ | RT Nalue |
| $11-15$ | RA |
| $16-31$ | SI |

## POWER family

ai.
BT, $B A$

See Extended Mnemonics of Fixed-Point Arithmetic_Instructions for more information.

## Description

The addic. and ai. instructions place the sum of the contents of general-purpose register (GPR) RA and a 16-bit signed integer, $S I$, into the target GPR RT.

The 16 -bit integer $S /$ provided as immediate data is sign-extended to 32 bits prior to carrying out the addition operation.

The addic. and ai. instructions have one syntax form and can set the Carry Bit of the Fixed-Point Exception Register. These instructions also affect Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for operation.
SI Specifies 16 -bit signed integer for operation.

## Examples

The following code adds a 16 -bit signed integer to the contents of GPR 4, stores the result in GPR 6, and sets the Fixed-Point Exception Register Carry bit and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF.
addic. 6,4,0x1000
\# GPR 6 now contains 0xF000 0FFF.

## Related Information

Fixed-Point Processor .
Fixed-Point Arithmetic Instructions.

## addis or cau (Add Immediate Shifted) Instruction

## Purpose

Calculates an address from a concatenated offset and a base address and loads the result in a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 15 |
| $6-10$ | RT |
| $11-15$ | RA |


| Bits |  | Value |
| :--- | :--- | :--- |
| $16-31$ | $\mathrm{SI} / \mathrm{UI}$ |  |

## PowerPC

 addis
## $R A, R A$

## POWER family

```
cau RZ, RA, U
```

See Extended_Mnemonics_of_Fixed-Point_Arithmetic_Instructions and Extended_Mnemonics_of_Fixed-Poind Load_Instructions for more information.

## Description

The addis and cau instructions place the sum of the contents of general-purpose register (GPR) RA and the concatenation of a 16-bit unsigned integer, $S I$ or $U I$, and $x^{\prime} 0000^{\prime}$ into the target GPR RT. If GPR RA is GPR 0 , then the sum of the concatenation of $0, S I$ or $U I$, and $x^{\prime} 0000^{\prime}$ is stored into the target GPR RT.

The addis and cau instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

Note: The immediate value for the cau instruction is a 16-bit unsigned integer, whereas the immediate value for the addis instruction is a 16 -bit signed integer. This difference is a result of extending the architecture to 64 bits.

The assembler does a 0 to 65535 value-range check for the UI field, and a -32768 to 32767 value-range check for the $S I$ field.

To keep the source compatibility of the addis and cau instructions, the assembler expands the value-range check for the addis instruction to -65536 to 65535 . The sign bit is ignored and the assembler only ensures that the immediate value fits into 16 bits. This expansion does not affect the behavior of a 32 -bit implementation or 32-bit mode in a 64-bit implementation.

The addis instruction has different semantics in 32 -bit mode than it does in 64 -bit mode. If bit 32 is set, it propagates through the upper 32 bits of the 64-bit general-purpose register. Use caution when using the addis instruction to construct an unsigned integer. The addis instruction with an unsigned integer in 32-bit may not be directly ported to 64-bit mode. The code sequence needed to construct an unsigned integer in 64 -bit mode is significantly different from that needed in 32-bit mode.

## Parameters

| $R T$ | Specifies target general-purpose register where result of operation is stored. |
| :--- | :--- |
| $R A$ | Specifies first source general-purpose register for operation. |
| UI | Specifies 16-bit unsigned integer for operation. |
| SI | Specifies |
| 16-bit signed integer for operation. |  |

## Examples

The following code adds an offset of $0 x 00110000$ to the address or contents contained in GPR 6 and loads the result into GPR 7:

```
# Assume GPR 6 contains 0x0000 4000.
```

addis 7,6,0x0011
\# GPR 7 now contains 0x0011 4000.

## Related Information

Fixed-Point Processor .
Eixed-Point Address Computation_Instructions

## addme or ame (Add to Minus One Extended) Instruction

## Purpose

Adds the contents of a general-purpose register, the Carry bit in the Fixed-Point Exception Register, and -1 and places the result in a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | $/ / /$ |
| 21 | OE |
| $22-30$ | 234 |
| 31 | Rc |


| PowerPC addme addme. addmeo addmeo. | $\begin{aligned} & \frac{B M}{B A}, \frac{B A}{B \pi}, \frac{B A}{B} \\ & \frac{B M}{B A} \\ & B A \\ & B A \end{aligned}$ |
| :---: | :---: |
| POWER family |  |
| ame | B7, 8 A |
| ame. | BT, $B^{8}$ |
| ameo |  |
| ameo. | BT, $\sqrt{R A}$ |

## Description

The addme and ame instructions place the sum of the contents of general-purpose register (GPR) RA, the Carry bit of the Fixed-Point Exception Register, and -1 (0xFFFF FFFF) into the target GPR RT.

The addme instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The ame instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| addme | 0 | CA | 0 | None |
| addme. | 0 | CA | 1 | LT,GT,EQ,SO |


| addmeo | 1 | SO,OV,CA | 0 | None |
| :--- | :--- | :--- | :--- | :--- |
| addmeo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |
| ame | 0 | CA | 0 | None |
| ame. | 0 | CA | 1 | LT,GT,EQ,SO |
| ameo | 1 | SO,OV,CA | 0 | None |
| ameo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |

The four syntax forms of the addme instruction and the four syntax forms of the ame instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code adds the contents of GPR 4, the Carry bit in the Fixed-Point Exception Register, and -1 and stores the result in GPR 6:
\# Assume GPR 4 contains $0 x 90003000$.
\# Assume the Carry bit is zero. addme 6,4
\# GPR 6 now contains $0 \times 9000$ 2FFF.
2. The following code adds the contents of GPR 4, the Carry bit in the Fixed-Point Exception Register, and -1 ; stores the result in GPR 6; and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB000 42FF. \# Assume the Carry bit is zero. addme. 6,4 \# GPR 6 now contains 0xB000 42FE.
3. The following code adds the contents of GPR 4, the Carry bit in the Fixed-Point Exception Register, and -1 ; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 80000000$.
\# Assume the Carry bit is zero.
addmeo 6,4
\# GPR 6 now contains 0x7FFF FFFF.
4. The following code adds the contents of GPR 4, the Carry bit in the Fixed-Point Exception Register, and -1 ; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 80000000$. \# Assume the Carry bit is one. addmeo. 6,4
\# GPR 6 now contains $0 x 8000000$.

## Related Information

Fixed-Point Processor.
Fixed-Point Arithmetic_Instructions.

## addze or aze (Add to Zero Extended) Instruction

## Purpose

Adds the contents of a general-purpose register, zero, and the value of the Carry bit in the Flxed-Point Exception Register and places the result in a general-purpose register.

Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | $/ / I$ |
| 21 | OE |
| $22-30$ | 202 |
| 31 | Rc |


| PowerPC <br> addze |  |  |
| :--- | :--- | :--- |
| addze. | $B A$ |  |
| addzeo | $B A$ |  |
| addzeo. | $B A$ | $B A$ |
| $B A$, | $B A$ |  |

## POWER family

| aze | $B M$, |
| :--- | :--- |
| aze. | $B A$ |
| azeo | $B A$, |
| azeo. | $B A$ |
| $B A, ~$ | $B A$ |
| $B A$ |  |

## Description

The addze and aze instructions add the contents of general-purpose register (GPR) RA, the Carry bit, and $0 \times 00000000$ and place the result into the target GPR RT.

The addze instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The aze instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| addze | 0 | CA | 0 | None |
| addze. | 0 | CA | 1 | LT,GT,EQ,SO |
| addzeo | 1 | SO,OV,CA | 0 | None |
| addzeo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |
| aze | 0 | CA | 0 | None |
| aze. | CA | 1 | LT,GT,EQ,SO |  |


| azeo | 1 | SO,OV,CA | 0 | None |
| :--- | :--- | :--- | :--- | :--- |
| azeo. | 1 | SO,OV,CA | 1 | LT,GT,EQ,SO |

The four syntax forms of the addze instruction and the four syntax forms of the aze instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code adds the contents of GPR 4, 0 , and the Carry bit and stores the result in GPR 6:
```
# Assume GPR 4 contains 0x7B41 92C0.
# Assume the Carry bit is zero.
addze 6,4
# GPR 6 now contains 0x7B41 92C0.
```

2. The following code adds the contents of GPR 4, 0, and the Carry bit, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF. \# Assume the Carry bit is one. addze. 6,4
\# GPR 6 now contains 0xF000 0000.
3. The following code adds the contents of GPR 4, 0, and the Carry bit; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 90003000$.
\# Assume the Carry bit is one.
addzeo 6,4
\# GPR 6 now contains $0 x 90003001$.
4. The following code adds the contents of GPR 4, 0, and the Carry bit; stores the result in GPR 6; and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF. \# Assume the Carry bit is zero. adzeo. 6,4
\# GPR 6 now contains 0xEFFF FFFF.

## Related Information

Fixed-Point Processor.
Eixed-Point_Arithmetic_Instructions.

## and (AND) Instruction

## Purpose

Logically ANDs the contents of two general-purpose registers and places the result in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS Value |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 28 |
| 31 | Rc |


| and | $R A, R, R B$ |
| :--- | :--- |
| and. | $R A, R A, R B$ |

## Description

The and instruction logically ANDs the contents of general-purpose register (GPR) $R S$ with the contents of GPR RB and places the result into the target GPR RA.

The and instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| and | None | None | 0 | None |
| and. | None | None | 1 | LT,GT,EQ,SO |

The two syntax forms of the and instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code logically ANDs the contents of GPR 4 with the contents of GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains 0xFFF2 5730.
\# Assume GPR 7 contains 0x7B41 92C0. and 6,4,7 \# GPR 6 now contains 0x7B40 1200.
2. The following code logically ANDs the contents of GPR 4 with the contents of GPR 7, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xFFF2 5730.
\# Assume GPR 7 contains 0xFFFF EFFF. and. 6,4,7
\# GPR 6 now contains 0xFFF2 4730.

## Related Information

## Eixed-Point Processor

Eixed-Point ل_ogical_Instructions

## andc (AND with Complement) Instruction

## Purpose

Logically ANDs the contents of a general-purpose register with the complement of the contents of a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $R S$ |
| $11-15$ | RA Value |
| $16-20$ | $R B$ |
| $21-30$ | 60 |
| 31 | Rc |

```
andc BA, BS, BG
andc. BA, BS, RB
```


## Description

The andc instruction logically ANDs the contents of general-purpose register (GPR) RS with the complement of the contents of GPR RB and places the result into GPR RA.

The andc instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0 .

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| andc | None | None | 0 | None |
| andc. | None | None | 1 | LT,GT,EQ,SO |

The two syntax forms of the andc instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RA Specifies target general-purpose register where result of operation is stored.
$R S \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code logically ANDs the contents of GPR 4 with the complement of the contents of GPR 5 and stores the result in GPR 6:
\# Assume GPR 4 contains $0 \times 90003000$.
\# Assume GPR 5 contains 0xFFFF FFFF.
\# The complement of 0xFFFF FFFF becomes 0x0000 0000.
andc 6,4,5
\# GPR 6 now contains $0 x 00000000$.
2. The following code logically ANDs the contents of GPR 4 with the complement of the contents of GPR 5, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 5 contains $0 x 76767676$.
\# The complement of $0 x 76767676$ is $0 x 89898989$.
andc. 6,4,5
\# GPR 6 now contains $0 x 80000000$.

## Related Information

Eixed-Point-Processor .
Fixed-Point Logical_Instructions.

## andi. or andil. (AND Immediate) Instruction

## Purpose

Logically ANDs the contents of a general-purpose register with an immediate value.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 28 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-31$ | UI |

## PowerPC

andi. $\quad B A, \square S, \square$

## POWER family

andil.
$\square A, B A$

## Description

The andi. and andil. instructions logically AND the contents of general-purpose register (GPR) RS with the concatenation of $x^{\prime} 0000$ ' and a 16-bit unsigned integer, UI, and place the result in GPR RA.

The andi. and andil. instructions have one syntax form and never affect the Fixed-Point Exception Register. The andi. and andil. instructions copies the Summary Overflow (SO) bit from the Fixed-Point Exception Register into Condition Register Field 0 and sets one of the Less Than (LT), Greater Than (GT), or Equal To (EQ) bits of Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
UI Specifies 16-bit unsigned integer for operation.

## Examples

The following code logically ANDs the contents of GPR 4 with $0 \times 00005730$, stores the result in GPR 6 , and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x7B41 92C0.
andi. 6,4,0x5730
\# GPR 6 now contains $0 x 00001200$.
\# CRF 0 now contains $0 x 4$.

## Related Information

Fixed-Point Processor.
Eixed-Point Logical_Instructions .

## andis. or andiu. (AND Immediate Shifted) Instruction

## Purpose

Logically ANDs the most significant 16 bits of the contents of a general-purpose register with a 16 -bit unsigned integer and stores the result in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 29 |
| $6-10$ | RS Value |
| $11-15$ | RA |
| $16-31$ | UI |

## PowerPC

 andis. $\mathbb{R A}, \boxed{B S}, \square$
## POWER family

andiu.
$B A, B S$

## Description

The andis. and andiu. instructions logically AND the contents of general-purpose register (GPR) RS with the concatenation of a 16 -bit unsigned integer, $U I$, and $x^{\prime} 0000^{\prime}$ and then place the result into the target GPR RA.

The andis. and andiu. instructions have one syntax form and never affect the Fixed-Point Exception Register. The andis. and andiu. instructions set the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, or Summary Overflow (SO) bit in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
UI Specifies 16-bit unsigned integer for operation.

## Examples

The following code logically ANDs the contents of GPR 4 with $0 \times 57300000$, stores the result in GPR 6 , and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x7B41 92C0.
andis. 6,4,0x5730
\# GPR 6 now contains $0 \times 53000000$.

## Related Information

Eixed-Point Processor .
Eixed-Point_Logical_Instructions.

## b (Branch) Instruction

## Purpose

Branches to a specified target address.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 18 |
| $6-29$ | LL |
| 30 | AA |
| 31 | LK |


| b | target_address |
| :---: | :---: |
| ba | target_address |
| bl | target_address |
| bla | target address |

## Description

The b instruction branches to an instruction specified by the branch target address. The branch target address is computed one of two ways.

Consider the following when using the $\mathbf{b}$ instruction:

- If the Absolute Address bit (AA) is 0 , the branch target address is computed by concatenating the 24-bit $L /$ field. This field is calculated by subtracting the address of the instruction from the target address and dividing the result by 4 and b' $00^{\prime}$. The result is then sign-extended to 32 bits and added to the address of this branch instruction.
- If the AA bit is 1 , then the branch target address is the LI field concatenated with b’00' sign-extended to 32 bits. The $L /$ field is the low-order 26 bits of the target address divided by four.

The $\mathbf{b}$ instruction has four syntax forms. Each syntax form has a different effect on the Link bit and Link Register.

| Syntax Form | Absolute Address <br> Bit (AA) | Fixed-Point <br> Exception Register | Link Bit (LK) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| b | 0 | None | 0 | None |
| ba | 1 | None | 0 | None |
| bl | 0 | None | 1 | None |
| bla | 1 | None | 1 | None |

The four syntax forms of the $\mathbf{b}$ instruction never affect the Fixed-Point Exception Register or Condition Register Field 0. The syntax forms set the AA bit and the Link bit (LK) and determine which method of calculating the branch target address is used. If the Link bit (LK) is set to 1, then the effective address of the instruction is placed in the Link Register.

## Parameters

Specifies the target address.

## Examples

1. The following code transfers the execution of the program to there:
here: $b$ there
cror 31,31,31
\# The execution of the program continues at there. there:
2. The following code transfers the execution of the program to here and sets the Link Register:
b1 here
return: cror $31,31,31$
\# The Link Register now contains the address of return. \# The execution of the program continues at here. here:

## Related Information

Branch Processor.

Branch_Instructions.

## bc (Branch Conditional) Instruction

## Purpose

Conditionally branches to a specified target address.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 16 |
| $6-10$ | BO |
| $11-15$ | BI |
| $16-29$ | BD |


| Bits |  |
| :--- | :--- |
| 30 | AA |
| 31 | LK |


| bc | BC, B, target address |
| :---: | :---: |
| bca | BC, B, target address |
| bcl | BC, B, target address |
| bcla | BC, B], target address |

See Extended_Mnemonics of Branch_lnstructions for more information.

## Description

The bc instruction branches to an instruction specified by the branch target address. The branch target address is computed one of two ways:

- If the Absolute Address bit (AA) is 0 , then the branch target address is computed by concatenating the 14-bit Branch Displacement (BD) and b'00', sign-extending this to 32 bits, and adding the result to the address of this branch instruction.
- If the $A A$ is 1 , then the branch target address is $B D$ concatenated with b' 00 ' sign-extended to 32 bits.

The bc instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Absolute Address <br> Bit (AA) | Fixed-Point <br> Exception Register | Link Bit (LK) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| bc | 0 | None | 0 | None |
| bca | 1 | None | 0 | None |
| bcl | 0 | None | 1 | None |
| bcla | 1 | None | 1 | None |

The four syntax forms of the bc instruction never affect the Fixed-Point Exception Register or Condition Register Field 0. The syntax forms set the AA bit and the Link bit (LK) and determine which method of calculating the branch target address is used. If the Link Bit (LK) is set to 1, then the effective address of the instruction is placed in the Link Register.

The Branch Option field $(\mathrm{BO})$ is used to combine different types of branches into a single instruction. Extended mnemonics are provided to set the Branch Option field automatically.

The encoding for the B0 field is defined in PowerPC Architecture. The following list gives brief descriptions of the possible values for this field:

## BO Description

0000y
0001y
001zy
0100y
0101y
011zy
1z00y
1z01y
1z1zz

Decrement the CTR; then branch if the decremented CTR is not 0 and the condition is False.
Decrement the CTR; then branch if the decremented CTR is 0 and the condition is False.
Branch if the condition is False.
Decrement the CTR; then branch if bits the decremented CTR is not 0 and the condition is True.
Decrement the CTR; then branch if the decremented CTR is 0 and the condition is True.
Branch if the condition is True.
Decrement the CTR; then branch if the decremented CTR is not 0 .
Decrement the CTR; then branch if the decremented CTR is 0 .
Branch always.

In the PowerPC Architecture, the $z$ bit denotes a bit that must be 0 . If the bit is not 0 , the instruction form is invalid.

In the PowerPC Architecture, the $y$ bit provides a hint about whether a conditional branch is likely to be taken. The value of this bit can be either 0 or 1 . The default value is 0 .

In the POWER family Architecture, the $z$ and $y$ bits can be either 0 or 1 .

## Parameters

| target_address | Specifies the target address. For absolute branches such as bca and bcla, the target <br> address can be immediate data containable in 16 bits. |
| :--- | :--- |
| BI | Specifies bit in Condition Register for condition comparison. |
| BO | Specifies Branch Option field used in instruction. |

## Examples

The following code branches to a target address dependent on the value in the Count Register:

```
addi 8,0,3
# Loads GPR 8 with 0x3.
mtctr 8
# The Count Register (CTR) equals 0x3.
addic. 9,8,0x1
# Adds one to GPR 8 and places the result in GPR 9.
# The Condition Register records a comparison against zero
# with the result.
bc 0xC,0,there
# Branch is taken if condition is true. 0 indicates that
# the 0 bit in the Condition Register is checked to
# determine if it is set (the LT bit is on). If it is set,
# the branch is taken.
bcl 0x8,2,there
# CTR is decremented by one, becomming 2.
# The branch is taken if CTR is not equal to 0 and CTR bit 2
# is set (the EQ bit is on).
# The Link Register contains address of next instruction.
```


## bcctr or bcc (Branch Conditional to Count Register) Instruction

## Purpose

Conditionally branches to the address contained within the Count Register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BO |
| $11-15$ | BI |
| $16-20$ | $/ / /$ |
| $21-30$ | 528 |
| 31 | LK |

## PowerPC

| bcctr | $B C, B$ |
| :--- | :--- |
| bcctrl | $B C, B$ |

POWER family

| bcc | $B C, B$ |
| :--- | ---: |
| bccl | $B C$ |

See Extended_Mnemonics_of Branch_lnstructions for more information.

## Description

The bcctr and bcc instructions conditionally branch to an instruction specified by the branch target address contained within the Count Register. The branch target address is the concatenation of Count Register bits 0-29 and b' 00 '.

The bcctr and bcc instructions have two syntax forms. Each syntax form has a different effect on the Link bit and Link Register.

| Syntax Form | Absolute Address <br> Bit (AA) | Fixed-Point <br> Exception Register | Link Bit (LK) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| bcctr | None | None | 0 | None |
| bcctrl | None | None | 1 | None |
| bcc | None | None | 0 | None |
| bccl | None | None | 1 | None |

The two syntax forms of the bcctr and bcc instructions never affect the Fixed-Point Exception Register or Condition Register Field 0 . If the Link bit is 1 , then the effective address of the instruction following the branch instruction is placed into the Link Register.

The Branch Option field (BO) is used to combine different types of branches into a single instruction. Extended mnemonics are provided to set the Branch Option field automatically.

The encoding for the BO field is defined in PowerPC Architecture. The following list gives brief descriptions of the possible values for this field:

## BO Description

0000y Decrement the CTR; then branch if the decremented CTR is not 0 and the condition is False.
0001y Decrement the CTR; then branch if the decremented CTR is 0 and the condition is False.
001zy Branch if the condition is False.
0100y Decrement the CTR; then branch if bits the decremented CTR is not 0 and the condition is True.
0101y Decrement the CTR; then branch if the decremented CTR is 0 and the condition is True.
011zy Branch if the condition is True.
1z00y Decrement the CTR; then branch if the decremented CTR is not 0 .
1z01y Decrement the CTR; then branch if the decremented CTR is 0 .
1z1zz Branch always.

In the PowerPC Architecture, the $z$ bit denotes a bit that must be 0 . If the bit is not 0 , the instruction form is invalid.

In the PowerPC Architecture, the y bit provides a hint about whether a conditional branch is likely to be taken. The value of this bit can be either 0 or 1 . The default value is 0 .

In the POWER family Architecture, the $z$ and $y$ bits can be either 0 or 1 .

## Parameters

BO Specifies Branch Option field.
BI Specifies bit in Condition Register for condition comparison.
BIF Specifies the Condition Register field that specifies the Condition Register bit (LT, GT, EQ, or SO) to be used for condition comparison.

## Examples

The following code branches from a specific address, dependent on a bit in the Condition Register, to the address contained in the Count Register:

```
bcctr 0x4,0
cror 31,31,31
# Branch occurs if LT bit in the Condition Register is 0.
# The branch will be to the address contained in
# the Count Register.
bcctrl 0xC,1
return: cror 31,31,31
# Branch occurs if GT bit in the Condition Register is 1.
# The branch will be to the address contained in
# the Count Register.
# The Link register now contains the address of return.
```


## Related Information

## Assembler Overview

## Branch Processor .

Branch_Instructions.

## bcIr or bcr (Branch Conditional Link Register) Instruction

## Purpose

Conditionally branches to an address contained in the Link Register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BO Value |
| $11-15$ | BI |
| $16-20$ | $/ / \prime$ |
| $21-30$ | 16 |
| 31 | LK |


| PowerPC |  |
| :--- | :--- |
| bclr | $B C, ~$ |
| $b c l r l$ | $B C, B$ |

POWER family

| ber | $B C, B$ |
| :--- | :--- |
| bcrl | $B C, B$ |

See Extended_Mnemonics_of Branch_Instructions for more information.

## Description

The bclr and bcr instructions branch to an instruction specified by the branch target address. The branch target address is the concatenation of bits $0-29$ of the Link Register and b'00'.

The bclr and bcr instructions have two syntax forms. Each syntax form has a different effect on the Link bit and Link Register.

| Syntax Form | Absolute Address <br> Bit (AA) | Fixed-Point <br> Exception Register | Link Bit (LK) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| bcIr | None | None | 0 | None |
| bcIrl | None | None | 1 | None |
| bcr | None | None | 0 | None |
| bcrl | None | None | 1 | None |

The two syntax forms of the bclr and bcr instruction never affect the Fixed-Point Exception Register or Condition Register Field 0. If the Link bit (LK) is 1, then the effective address of the instruction that follows the branch instruction is placed into the Link Register.

The Branch Option field (BO) is used to combine different types of branches into a single instruction. Extended mnemonics are provided to set the Branch Option field automatically.

The encoding for the B0 field is defined in PowerPC Architecture. The following list gives brief descriptions of the possible values for this field:

## BO Description

0000y Decrement the CTR; then branch if the decremented CTR is not 0 and the condition is False.
0001y Decrement the CTR; then branch if the decremented CTR is 0 and the condition is False.
001zy Branch if the condition is False.
0100y Decrement the CTR; then branch if bits the decremented CTR is not 0 and the condition is True.
0101y Decrement the CTR; then branch if the decremented CTR is 0 and the condition is True.
011zy Branch if the condition is True.
1z00y Decrement the CTR; then branch if the decremented CTR is not 0 .
$1 z 01 y$ Decrement the CTR; then branch if the decremented CTR is 0 .
lz1zz Branch always.

In the PowerPC Architecture, the $z$ bit denotes a bit that must be 0 . If the bit is not 0 , the instruction form is invalid.

In the PowerPC Architecture, the $y$ bit provides a hint about whether a conditional branch is likely to be taken. The value of this bit can be either 0 or 1 . The default value is 0 .

In the POWER family Architecture, the $z$ and $y$ bits can be either 0 or 1 .

## Parameters

$$
\begin{array}{ll}
\text { BO } & \text { Specifies Branch Option field. } \\
\text { BI } & \text { Specifies bit in Condition Register for condition comparison. }
\end{array}
$$

## Examples

The following code branches to the calculated branch target address dependent on bit 0 of the Condition Register:
bclr 0x0,0
\# The Count Register is decremented.
\# A branch occurs if the LT bit is set to zero in the
\# Condition Register and if the Count Register
\# does not equal zero.
\# If the conditions are met, the instruction branches to
\# the concatenation of bits 0-29 of the Link Register and b'00'.

## Related Information

## Assembler Overview

Branch Processor .
Branch_Instructions.

## clcs (Cache Line Compute Size) Instruction

## Purpose

Places a specified cache line size in a general-purpose register.
Note: The clcs instruction is supported only in the POWER family architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | $/ / /$ |
| $21-30$ | 531 |
| 31 | Rc |

```
POWER family
clcs
    RZ, RA
```


## Description

The clcs instruction places the cache line size specified by $R A$ into the target general-purpose register (GPR) $R T$. The value of $R A$ determines the cache line size returned in GPR $R T$.

| Value of RA | Cache Line Size Returned in RT |
| :--- | :--- |
| $00 x x x$ | Undefined |


| $010 x x$ | Undefined |
| :--- | :--- |
| 01100 | Instruction Cache Line Size |
| 01101 | Data Cache Line Size |
| 01110 | Minimum Cache Line Size |
| 01111 | Maximum Cache Line Size |
| $1 \times x x x$ | Undefined |

Note: The value in GPR RT must lie between 64 and 4096, inclusive, or results will be undefined.
The clcs instruction has only one syntax form and does not affect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1 , the Condition Register Field 0 is undefined.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies cache line size requested.

## Examples

The following code loads the maximum cache line size into GPR 4:
\# Assume that $0 x f$ is the cache
line size requested
clcs 4,0xf
\# GPR 4 now contains the maximum Cache Line size.

## Related Information

The clif (Cache Line Flush) instruction, clil (Cache Line Invalidate) instruction, dcbff (Data Cache Block Flush) instruction, dcbil (Data Cache Block Invalidate) instruction, dcbst (Data Cache Block Store) instruction, dcbt (Data Cache Block Touch) instruction, dcbtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

## Processing and Storage: Overviem

## clf (Cache Line Flush) Instruction

## Purpose

Writes a line of modified data from the data cache to main memory, or invalidates cached instructions or unmodified data.

Note: The clf instruction is supported only in the POWER family architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA |


| Bits | Value |
| :--- | :--- |
| $16-20$ | RB |
| $21-30$ | 118 |
| 31 | Rc |

## POWER family

```
clf RA, RB
```


## Description

The clf instruction calculates an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR $R B$. If the $R A$ field is 0 , EA is the sum of the contents of $R B$ and 0 . If the $R A$ field is not 0 and if the instruction does not cause a data storage interrupt, the result of the operation is placed back into GPR $R A$.

Consider the following when using the clf instruction:

- If the Data Relocate (DR) bit of the Machine State Register (MSR) is set to 0 , the effective address is treated as a real address.
- If the MSR DR bit is set to 1, the effective address is treated as a virtual address. The MSR Instruction Relocate bit (IR) is ignored in this case.
- If a line containing the byte addressed by the EA is in the data cache and has been modified, writing the line to main memory is begun. If a line containing the byte addressed by EA is in one of the caches, the line is not valid.
- When MSR $(D R)=1$, if the virtual address has no translation, a Data Storage interrupt occurs, setting the first bit of the Data Storage Interrupt Segment register to 1.
- A machine check interrupt occurs when the virtual address translates to an invalid real address and the line exists in the data cache.
- Address translation treats the instruction as a load to the byte addressed, ignoring protection and data locking. If this instruction causes a Translation Look-Aside buffer (TLB) miss, the reference bit is set.
- If the EA specifies an I/O address, the instruction is treated as a no-op, but the EA is placed in GPR $R A$.

The clf instruction has one syntax form and does not effect the Fixed-Point Exception register. If the Record (Rc) bit is set to 1, Condition Register Field 0 is undefined.

## Parameters

$R A \quad$ Specifies the source general-purpose register for EA calculation and, if $R A$ is not GPR 0 , the target general-purpose register for operation.
RB Specifies the source general-purpose register for EA calculation.

## Examples

The processor is not required to keep instruction storage consistent with data storage. The following code executes storage synchronization instructions prior to executing an modified instruction:

```
# Assume that instruction A is assigned to storage location
# ox0033 0020.
# Assume that the storage location to which A is assigned
# contains 0x0000 0000.
# Assume that GPR 3 contains 0x0000 0020.
# Assume that GPR 4 contains 0x0033 0020.
# Assume that GPR 5 contains 0x5000 0020.
st R5,R4,R3 # Store branch instruction in memory
```

| clf | R4,R3 | \# Flush A from cache to main memory |
| :--- | :--- | :--- |
| dcs |  | \# Ensure clf is complete |
| ics |  | \# Discard prefetched instructions |
| b | $0 \times 00330020$ | \# Go execute the new instructions |

After the store, but prior to the execution of the clf, dcs, and ics instructions, the copy of A in the cache contains the branch instruction. However, it is possible that the copy of A in main memory still contains 0 . The clf instruction copies the new instruction back to main memory and invalidates the cache line containing location $A$ in both the instruction and data caches. The sequence of the dcs instruction followed by the ics instruction ensures that the new instruction is in main memory and that the copies of the location in the data and instruction caches are invalid before fetching the next instruction.

## Related Information

The calcs (Cache Line Compute Size) instruction, clil (Cache Line Invalidate) instruction, dadf (Data Cache Block Flush) instruction, debil (Data Cache Block Invalidate) instruction, dodsst (Data Cache Block Store) instruction, dabll (Data Cache Block Touch) instruction, debtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing and Storage: Overvien

## cli (Cache Line Invalidate) Instruction

## Purpose

Invalidates a line containing the byte addressed in either the data or instruction cache, causing subsequent references to retrieve the line again from main memory.

Note: The cli instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 502 |
| 31 | Rc |

## POWER family

cli
RA, R 8 B

## Description

The cli instruction invalidates a line containing the byte addressed in either the data or instruction cache. If $R A$ is not 0 , the cli instruction calculates an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR RB. If $R A$ is not GPR 0 or the instruction does not cause a Data Storage interrupt, the result of the calculation is placed back into GPR RA.

Consider the following when using the cli instruction:

- If the Data Relocate (DR) bit of the Machine State Register (MSR) is 0 , the effective address is treated as a real address.
- If the MSR DR bit is 1 , the effective address is treated as a virtual address. The MSR Relocate (IR) bit is ignored in this case.
- If a line containing the byte addressed by the EA is in the data or instruction cache, the line is made unusable so the next reference to the line is taken from main memory.
- When MSR (DR) $=1$, if the virtual address has no translation, a Data Storage interrupt occurs, setting the first bit of the Data Storage Interrupt Segment Register to 1.
- Address translation treats the cli instruction as a store to the byte addressed, ignoring protection and data locking. If this instruction causes a Translation Look-Aside buffer (TLB) miss, the reference bit is set.
- If the EA specifies an I/O address, the instruction is treated as a no-op, but the EA is still placed in $R A$.

The cli instruction has only one syntax form and does not effect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1 , the Condition Register Field 0 is undefined.

## Parameters

$R A \quad$ Specifies the source general-purpose register for EA calculation and possibly the target general-purpose register (when RA is not GPR 0) for operation.
$R B \quad$ Specifies the source general-purpose register for EA calculation.

## Security

The cli instruction is privileged.

## Related Information

The clcs (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, ddcbll (Data Cache Block Flush) instruction, dcbil (Data Cache Block Invalidate) instruction, dcbst (Data Cache Block Store) instruction, dcbt (Data Cache Block Touch) instruction, debtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing and Storage: Overview

## cmp (Compare) Instruction

## Purpose

Compares the contents of two general-purpose registers algebraically.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-8$ | BF |
| 9 | $/$ |
| 10 | Lalue |
| $11-15$ | RA |
| $16-20$ | RB |


| Bits |  |
| :--- | :--- |
| $21-30$ | 0 |
| 31 | $/$ |



See Extended Mnemonics of Fixed-Point Compare_Instructions for more information.

## Description

The cmp instruction compares the contents of general-purpose register (GPR) $R A$ with the contents of GPR RB as signed integers and sets one of the bits in Condition Register Field $B F$.

BF can be Condition Register Field 0-7; programmers can specify which Condition Register Field will indicate the result of the operation.

The bits of Condition Register Field BF are interpreted as follows:

| Bit | Name | Description |
| :--- | :--- | :--- |
| 0 | LT | $(R A)<$ SI |
| 1 | GT | $(R A)>$ SI |
| 2 | EQ | $(R A)=$ SI |
| 3 | SO | SO,OV |

The cmp instruction has one syntax form and does not affect the Fixed-Point Exception Register. Condition Register Field 0 is unaffected unless it is specified as BF by the programmer.

## Parameters

BF Specifies Condition Register Field 0-7 which indicates result of compare.
$L \quad$ Must be set to 0 for the 32-bit subset architecture.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

The following code compares the contents of GPR 4 and GPR 6 as signed integers and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xFFFF FFE7.
\# Assume GPR 5 contains 0x0000 0011.
\# Assume 0 is Condition Register Field 0.
cmp 0,4,6
\# The LT bit of Condition Register Field 0 is set.

## Related Information

The cmpil (Compare Immediate) instruction, cmpl (Compare Logical) instruction, cmpli (Compare Logical Immediate) instruction.

## Fixed-Point-Processor .

## cmpi (Compare Immediate) Instruction

## Purpose

Compares the contents of a general-purpose register and a given value algebraically.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 11 |
| $6-8$ | BF |
| 9 | $/$ |
| 10 | L |
| $11-15$ | RA |
| $16-31$ | SI |

```
cmpi BB, 级,S
```

See Extended Mnemonics of Fixed-Point Compare Instructions for more information.

## Description

The cmpi instruction compares the contents of general-purpose register (GPR) $R A$ and a 16- bit signed integer, $S I$, as signed integers and sets one of the bits in Condition Register Field BF.

BF can be Condition Register Field 0-7; programmers can specify which Condition Register Field will indicate the result of the operation.

The bits of Condition Register Field BF are interpreted as follows:

| Bit | Name | Description |
| :--- | :--- | :--- |
| 0 | LT | $(R A)<$ SI |
| 1 | GT | $(R A)>$ SI |
| 2 | EQ | $(R A)=$ SI |
| 3 | SO | SO,OV |

The cmpi instruction has one syntax form and does not affect the Fixed-Point Exception Register. Condition Register Field 0 is unaffected unless it is specified as $B F$ by the programmer.

## Parameters

```
BF Specifies Condition Register Field 0-7 which indicates result of compare.
\(L \quad\) Must be set to 0 for the 32-bit subset architecture.
RA Specifies first source general-purpose register for operation.
SI Specifies 16-bit signed integer for operation.
```


## Examples

The following code compares the contents of GPR 4 and the signed integer 0x11 and sets Condition Register Field 0 to reflect the result of the operation:

## Related Information

The cmp (Compare) instruction, cmpl (Compare Logical) instruction, cmpll (Compare Logical Immediate) instruction.

Eixed-Point Processor .

## cmpl (Compare Logical) Instruction

## Purpose

Compares the contents of two general-purpose registers logically.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-8$ | BF |
| 9 | $/$ |
| 10 | Lalue |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 32 |
| 31 | $/$ |

$\mathrm{cmpl} \quad$ BA, 【, BA, 目

See Extended Mnemonics of Fixed-Point Compare-Instructions for more information.

## Description

The cmpl instruction compares the contents of general-purpose register (GPR) $R A$ with the contents of GPR RB as unsigned integers and sets one of the bits in Condition Register Field BF.

BF can be Condition Register Field 0-7; programmers can specify which Condition Register Field will indicate the result of the operation.

The bits of Condition Register Field BF are interpreted as follows:

| Bit | Name | Description |
| :--- | :--- | :--- |
| 0 | LT | $(R A)<$ SI |
| 1 | GT | $(R A)>$ SI |
| 2 | EQ | $(R A)=$ SI |
| 3 | SO | SO,OV |

The cmpl instruction has one syntax form and does not affect the Fixed-Point Exception Register. Condition Register Field 0 is unaffected unless it is specified as $B F$ by the programmer.

## Parameters

BF Specifies Condition Register Field 0-7 which indicates result of compare.
$L \quad$ Must be set to 0 for the 32-bit subset architecture.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

The following code compares the contents of GPR 4 and GPR 5 as unsigned integers and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xFFFF 0000.
\# Assume GPR 5 contains 0x7FFF 0000.
\# Assume 0 is Condition Register Field 0.
cmpl 0,4,5
\# The GT bit of Condition Register Field 0 is set.

## Related Information

The cmp (Compare) instruction, empil (Compare Immediate) instruction, cmplil (Compare Logical Immediate) instruction.

Fixed-Point-Processor .

## cmpli (Compare Logical Immediate) Instruction

## Purpose

Compares the contents of a general-purpose register and a given value logically.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 10 |
| $6-8$ | BF |
| 9 | $/$ |
| 10 | Lalue |
| $11-15$ | RA |
| $16-31$ | UI |



See Extended Mnemonics of Fixed-Point Compare_Instructions for more information.

## Description

The cmpli instruction compares the contents of general-purpose register (GPR) RA with the concatenation of $x^{\prime} 0000^{\prime}$ and a 16 -bit unsigned integer, $U I$, as unsigned integers and sets one of the bits in the Condition Register Field BF.

BF can be Condition Register Field 0-7; programmers can specify which Condition Register Field will indicate the result of the operation.

The bits of Condition Register Field BF are interpreted as follows:

| Bit | Name | Description |
| :--- | :--- | :--- |
| 0 | LT | $(R A)<$ SI |
| 1 | GT | $(R A)>$ SI |
| 2 | EQ | $(R A)=$ SI |
| 3 | SO | SO,OV |

The cmpli instruction has one syntax form and does not affect the Fixed-Point Exception Register. Condition Register Field 0 is unaffected unless it is specified as $B F$ by the programmer.

## Parameters

BF Specifies Condition Register Field 0-7 that indicates result of compare.
$L \quad$ Must be set to 0 for the 32-bit subset architecture.
$R A \quad$ Specifies source general-purpose register for operation.
UI Specifies 16-bit unsigned integer for operation.

## Examples

The following code compares the contents of GPR 4 and the unsigned integer 0xff and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 0000$ 00ff.
cmpli 0,4,0xff
\# The EQ bit of Condition Register Field 0 is set.

## Related Information

The cmp (Compare) instruction, empil (Compare Immediate) instruction, cmpl (Compare Logical) instruction.

Fixed-Point Processor .

## cntlzd (Count Leading Zeros Double Word) Instruction

## Purpose

Count the number of consecutive zero bits in the contents of a general purpose register, beginning with the high-order bit.

This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | Salue |
| $11-15$ | A |
| $16-20$ | 00000 |
| $21-30$ | 58 |
| 31 | Rc |

## PowerPC64

$\begin{array}{ll}\text { cntizd } & r A, G(R c=0) \\ \text { cntizd. } & r A, r G(R c=1)\end{array}$

## Description

A count of the number of consecutive zero bits, starting at bit 0 (the high-order bit) of register GPR RS is placed into GPR RA. This number ranges from 0 to 64, inclusive.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:
Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)
Note: If $\mathrm{Rc}=1$, then LT is cleard in the CR0 field.

## Parameters

RA Specifies the target general purpose register for the results of the instruction.
RS Specifies the source general purpose register containing the double-word to examine.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## cntlzw or cntlz (Count Leading Zeros Word) Instruction

## Purpose

Places the number of leading zeros from a source general-purpose register in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | $/ / I$ |
| $21-30$ | 26 |
| 31 | Rc |


| PowerPC <br> cntlzw <br> cntizw. | $B A, B S$ |
| :--- | ---: |
|  | $B A, ~$ |

```
POWER family
cntlz BA, BS
cntlz. 
```


## Description

The cntlzw and cntlz instructions count the number (between 0 and 32 inclusive) of consecutive zero bits starting at bit 0 of general-purpose register (GPR) $R S$ and store the result in the target GPR RA.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| cntlzw | None | None | 0 | None |
| cntlzw. | None | None | 1 | LT,GT,EQ,SO |
| cntlz | None | None | 0 | None |
| cntlz. | None | 1 | LT,GT,EQ,SO |  |

The two syntax forms of the cntlzw instruction and the two syntax forms of the cntlz instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
$R S \quad$ Specifies source general-purpose register for operation.

## Examples

The following code counts the number of leading zeros in the value contained in GPR 3 and places the result back in GPR 3:
\# Assume GPR 3 contains 0x0061 9920.
cntlzw 3,3
\# GPR 3 now holds 0x0000 0009.

## Related Information

Eixed-Point Processor.
Fixed-Point_Logical_Instructions.

## crand (Condition Register AND) Instruction

## Purpose

Places the result of ANDing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |


| Bits |  |
| :--- | :--- |
| $16-20$ | BB |
| $21-30$ | 257 |
| 31 | $/$ |

```
crand BT, BA, BA
```


## Description

The crand instruction logically ANDs the Condition Register bit specified by $B A$ and the Condition Register bit specified by $B B$ and places the result in the target Condition Register bit specified by $B T$.

The crand instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

BT Specifies target Condition Register bit where result of operation is stored.
BA Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code logically ANDs Condition Register bits 0 and 5 and stores the result in Condition Register bit 31:
\# Assume Condition Register bit 0 is 1.
\# Assume Condition Register bit 5 is 0.
crand 31,0,5
\# Condition Register bit 31 is now 0.

## Related Information

Branch Processor.

## Condition Register Instructions.

## crandc (Condition Register AND with Complement) Instruction

## Purpose

Places the result of ANDing one Condition Register bit and the complement of a Condition Register bit in a Condition Register bit.

Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 129 |
| 31 | $/$ |

crandc $\quad B A, B A, B B$

## Description

The crandc instruction logically ANDs the Condition Register bit specified in BA and the complement of the Condition Register bit specified by $B B$ and places the result in the target Condition Register bit specified by $B T$.

The crandc instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

$B T \quad$ Specifies target Condition Register bit where result of operation is stored.
BA Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code logically ANDs Condition Register bit 0 and the complement of Condition Register bit 5 and puts the result in bit 31:
\# Assume Condition Register bit 0 is 1.
\# Assume Condition Register bit 5 is 0.
crandc 31,0,5
\# Condition Register bit 31 is now 1.

## Related Information

Branch Processor .
Condition Register Instructions.

## creqv (Condition Register Equivalent) Instruction

## Purpose

Places the complemented result of XORing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 289 |
| 31 | $/$ |

creqv $B A, B A, B B$

See Extended_Mnemonics of Condition Register Logical_nstructions for more information.

## Description

The creqv instruction logically XORs the Condition Register bit specified in $B A$ and the Condition Register bit specified by $B B$ and places the complemented result in the target Condition Register bit specified by $B T$.

The creqv instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

BT Specifies target Condition Register bit where result of operation is stored.
$B A$ Specifies source Condition Register bit for operation.
$B B \quad$ Specifies source Condition Register bit for operation.

## Examples

The following code places the complemented result of XORing Condition Register bits 8 and 4 into Condition Register bit 4:
\# Assume Condition Register bit 8 is 1.
\# Assume Condition Register bit 4 is 0.
creqv 4,8,4
\# Condition Register bit 4 is now 0.

## Related Information

Branch Processor .
Condition Register Instructions.

## crnand (Condition Register NAND) Instruction

## Purpose

Places the complemented result of ANDing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 225 |
| 31 | $/$ |

## crnand $\quad B 7, B A, B C$

## Description

The crnand instruction logically ANDs the Condition Register bit specified by BA and the Condition Register bit specified by $B B$ and places the complemented result in the target Condition Register bit specified by $B T$.

The crnand instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

BT Specifies target Condition Register bit where result of operation is stored.
$B A \quad$ Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code logically ANDs Condition Register bits 8 and 4 and places the complemented result into Condition Register bit 4:
\# Assume Condition Register bit 8 is 1.
\# Assume Condition Register bit 4 is 0.
crnand 4,8,4
\# Condition Register bit 4 is now 1.

## Related Information

Branch Processor.
Condition Register Instructions.

## crnor (Condition Register NOR) Instruction

## Purpose

Places the complemented result of ORing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 33 |
| 31 | $/$ |

crnor $\quad B A, B A, B B$

See Extended Mnemonics of Condition Register Iogical_nstructions for more information.

## Description

The crnor instruction logically ORs the Condition Register bit specified in BA and the Condition Register bit specified by $B B$ and places the complemented result in the target Condition Register bit specified by $B T$.

The crnor instruction has one syntax form and does not affect the Fixed Point Exception Register.

## Parameters

BT Specifies target Condition Register bit where result of operation is stored.
BA Specifies source Condition Register bit for operation.

## Examples

The following code logically ORs Condition Register bits 8 and 4 and stores the complemented result into Condition Register bit 4:
\# Assume Condition Register bit 8 is 1.
\# Assume Condition Register bit 4 is 0. crnor 4,8,4
\# Condition Register bit 4 is now 0.

## Related Information

Branch Processor .
Condition Register Instructions.

## cror (Condition Register OR) Instruction

## Purpose

Places the result of ORing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 449 |
| 31 | $/$ |

cror $\quad B 7, B A, B B$

See Extended_Mnemonics of Condition_Register Logical Instructions for more information.

## Description

The cror instruction logically ORs the Condition Register bit specified by $B A$ and the Condition Register bit specified by $B B$ and places the result in the target Condition Register bit specified by $B T$.

The cror instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

$B T \quad$ Specifies target Condition Register bit where result of operation is stored.
$B A \quad$ Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code places the result of ORing Condition Register bits 8 and 4 into Condition Register bit 4:
\# Assume Condition Register bit 8 is 1.
\# Assume Condition Register bit 4 is 0.
cror 4,8,4
\# Condition Register bit 4 is now 1.

## Related Information

Branch Processor .

Condition_Register Instructions.

## crorc (Condition Register OR with Complement) Instruction

## Purpose

Places the result of ORing a Condition Register bit and the complement of a Condition Register bit in a Condition Register bit.

Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 417 |
| 31 | $/$ |

## crorc $\quad B 7, B A, B B$

## Description

The crorc instruction logically ORs the Condition Register bit specified by $B A$ and the complement of the Condition Register bit specified by $B B$ and places the result in the target Condition Register bit specified by $B T$.

The crorc instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

$B T \quad$ Specifies target Condition Register bit where result of operation is stored.
$B A \quad$ Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code places the result of ORing Condition Register bit 8 and the complement of Condition Register bit 4 into Condition Register bit 4:

```
# Assume Condition Register bit 8 is 1.
# Assume Condition Register bit 4 is 0.
crorc 4,8,4
# Condition Register bit 4 is now 1.
```


## Related Information

Branch Processor .
Condition Register Instructions.

## crxor (Condition Register XOR) Instruction

## Purpose

Places the result of XORing two Condition Register bits in a Condition Register bit.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | BT |
| $11-15$ | BA |
| $16-20$ | BB |
| $21-30$ | 193 |
| 31 | $/$ |

crxor $\quad B 7, B A, B C$

See Extended_Mnemonics of Condition_Register Logical_nstructions for more information.

## Description

The crxor instruction logically XORs the Condition Register bit specified by $B A$ and the Condition Register bit specified by $B B$ and places the result in the target Condition Register bit specified by $B T$.

The crxor instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

BT Specifies target Condition Register bit where result of operation is stored.
BA Specifies source Condition Register bit for operation.
BB Specifies source Condition Register bit for operation.

## Examples

The following code places the result of XORing Condition Register bits 8 and 4 into Condition Register bit 4:
\# Assume Condition Register bit 8 is 1.
\# Assume Condition Register bit 4 is 1. crxor 4,8,4
\# Condition Register bit 4 is now 0.

## Related Information

Branch Processor .
Condition-Register Instructions.

## dcbf (Data Cache Block Flush) Instruction

## Purpose

Copies modified cache blocks to main storage and invalidates the copy in the data cache.
Note: The dcbf instruction is supported only in the PowerPC architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / I$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 86 |
| 31 | $/$ |

## PowerPC

dcbf $\quad B A$, 且

## Description

The dcbf instruction calculates an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR $R B$. If the $R A$ field is 0 , EA is the sum of the contents of $R B$ and 0 . If the cache block containing the target storage locations is in the data cache, it is copied back to main storage, provided it is different than the main storage copy.

Consider the following when using the dcbf instruction:

- If a block containing the byte addressed by the EA is in the data cache and has been modified, the block is copied to main memory. If a block containing the byte addressed by EA is in one of the caches, the block is made not valid.
- If the EA specifies a direct store segment address, the instruction is treated as a no-op.

The dcbf instruction has one syntax form and does not effect the Fixed-Point Exception Register.

## Parameters

$R A \quad$ Specifies the source general-purpose register for operation.
$R B \quad$ Specifies the source general-purpose register for operation.

## Examples

The software manages the coherency of storage shared by the processor and another system component, such as an I/O device that does not participate in the storage coherency protocol. The following code flushes the shared storage from the data cache prior to allowing another system component access to the storage:
\# Assume that the variable A is assigned to storage location
\# 0x0000 4540.
\# Assume that the storage location to which A is assigned
\# contains 0.
\# Assume that GPR 3 contains $0 x 00000040$.

```
# Assume that GPR 4 contains 0x0000 4500.
# Assume that GPR 5 contains -1.
st R5,R4,R3 # Store 0xFFFF FFFF to A
dcbf R4,R3 # Flush A from cache to main memory
sync # Ensure dcbf is complete. Start I/0
    # operation
```

After the store, but prior to the execution of the dcbf and synd instructions, the copy of $A$ in the cache contains a-1. However, it is possible that the copy of $A$ in main memory still contains 0 . After the sync instruction completes, the location to which $A$ is assigned in main memory contains -1 and the processor data cache no longer contains a copy of location A.

## Related Information

The clas (Cache Line Compute Size) instruction, clifl (Cache Line Flush) instruction, clli (Cache Line Invalidate) instruction, dcbli (Data Cache Block Invalidate) instruction, debstl (Data Cache Block Store) instruction, debt (Data Cache Block Touch) instruction, debtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, licbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

## dcbi (Data Cache Block Invalidate) Instruction

## Purpose

Invalidates a block containing the byte addressed in the data cache, causing subsequent references to retrieve the block again from main memory.

Note: The dcbi instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA Value |
| $16-20$ | RB |
| $21-30$ | 470 |
| 31 | $/$ |

## PowerPC <br> dcbi $\quad R A, R B$

## Description

If the contents of general-purpose register (GPR) RA is not 0 , the dcbi instruction computes an effective address (EA) by adding the contents of GPR RA to the contents of GPR RB. Otherwise, the EA is the content of GPR RB.

If the cache block containing the addressed byte is in the data cache, the block is made invalid.
Subsequent references to a byte in the block cause a reference to main memory.
The dcbi instruction is treated as a store to the addressed cache block with respect to protection.

The dcbi instruction has only one syntax form and does not effect the Fixed-Point Exception register.

## Parameters

$R A \quad$ Specifies the source general-purpose register for EA computation.
$R B \quad$ Specifies the source general-purpose register for EA computation.

## Security

The dcbi instruction is privileged.

## Related Information

The clas (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clll (Cache Line Invalidate) instruction, debff (Data Cache Block Flush) instruction, debst (Data Cache Block Store) instruction, debit (Data Cache Block Touch) instruction, debtst (Data Cache Block Touch for Store) instruction, daby or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, licbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing_and Storage

## dcbst (Data Cache Block Store) Instruction

## Purpose

Allows a program to copy the contents of a modified block to main memory.
Note: The dcbst instruction is supported only in the PowerPC architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / I$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 54 |
| 31 | $/$ |

## PowerPC

## dcbst <br> $B A, ~ R B$

## Description

The dcbst instruction causes any modified copy of the block to be copied to main memory. If $R A$ is not 0 , the dcbst instruction computes an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR $R B$. Otherwise, the EA is the contents of $R B$. If the cache block containing the addressed byte is in the data cache and is modified, the block is copied to main memory.

The dcbst instruction may be used to ensure that the copy of a location in main memory contains the most recent updates. This may be important when sharing memory with an I/O device that does not participate in the coherence protocol. In addition, the dcbst instruction can ensure that updates are immediately copied to a graphics frame buffer.

Treat the dcbst instruction as a load from the addressed byte with respect to address translation and protection.

The dcbst instruction has one syntax form and does not effect the Fixed-Point Exception register.

## Parameters

$R A \quad$ Specifies the source general-purpose register for EA computation.
$R B \quad$ Specifies the source general-purpose register for EA computation.

## Examples

1. The following code shares memory with an I/O device that does not participate in the coherence protocol:
```
# Assume that location A is memory that is shared with the
# I/O device.
# Assume that GPR 2 contains a control value indicating that
# and I/O operation should start.
# Assume that GPR 3 contains the new value to be placed in
# location A.
# Assume that GPR 4 contains the address of location A.
# Assume that GPR 5 contains the address of a control register
# in the I/O device.
st 3,0,4 # Update location A.
dcbst 0,4 # Copy new content of location A and
    # other bytes in cache block to main
    # memory.
sync # Ensure the dcbst instruction has
st 2,0,5 # Signal I/O device that location A has
    # been update.
```

2. The following code copies to a graphics frame buffer, ensuring that new values are displayed without delay:
\# Assume that target memory is a graphics frame buffer.
\# Assume that GPR 2, 3, and 4 contain new values to be displayed. \# Assume that GPR 5 contains the address minus 4 of where the \# first value is to be stored. \# Assume that the 3 target locations are known to be in a single \# cache block.
addi 6,5,4 \# Compute address of first memory
\# location.
stwu 2,4(5) \# Store value and update address ptr.
stwu 3,4(5) \# Store value and update address ptr.
stwu $4,4(5) \quad$ Store value and update address ptr.
dcbst 0,6 \# Copy new content of cache block to
\# frame buffer. New values are displayed.

## Related Information

The clcs (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clil (Cache Line Invalidate) instruction, dcbff (Data Cache Block Flush) instruction, debil (Data Cache Block Invalidate) instruction, dat (Data Cache Block Touch) instruction, dcbtst (Data Cache Block Touch for Store) instruction, debz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, licbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

## dcbt (Data Cache Block Touch) Instruction

## Purpose

Allows a program to request a cache block fetch before it is actually needed by the program.
Note: The dcbt instruction is support only in the PowerPC architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 278 |
| 31 | $/$ |

## PowerPC

```
dcbt
BA, \(B A\)
```


## Description

The dcbt instruction may improve performance by anticipating a load from the addressed byte. The block containing the byte addressed by the effective address (EA) is fetched into the data cache before the block is needed by the program. The program can later perform loads from the block and may not experience the added delay caused by fetching the block into the cache. Executing the dcbt instruction does not invoke the system error handler.

If general-purpose register (GPR) $R A$ is not 0 , the effective address (EA) is the sum of the content of GPR $R A$ and the content of GPR RB. Otherwise, the EA is the content of GPR RB.

Consider the following when using the dcbt instruction:

- If the EA specifies a direct store segment address, the instruction is treated as a no-op.
- The access is treated as a load from the addressed cache block with respect to protection. If protection does not permit access to the addressed byte, the dcbt instruction performs no operations.

Note: If a program needs to store to the data cache block, use the decbtsit (Data Cache Block Touch for Store) instruction.

The dcbt instruction has one syntax form and does not affect Condition Register field 0 or the Fixed-Point Exception register.

## Parameters

$R A \quad$ Specifies source general-purpose register for EA computation.
RB Specifies source general-purpose register for EA computation.

## Examples

The following code sums the content of a one-dimensional vector:

| \# Assume that <br> \# of the sum. | R 4 contains | address of the first element |
| :---: | :---: | :---: |
| \# Assume 49 e | ments are to be | mmed. |
| \# Assume the | ta cache block | e is 32 bytes. |
| \# Assume the | ements are wor | igned and the address |
| \# are multipl | $\begin{aligned} & \text { of } 4 \text {. } \\ & 0,4 \end{aligned}$ | \# Issue hint to fetch first |
|  |  | \# cache block. |
| addi | 5,4,32 | \# Compute address of second <br> \# cache block. |
| addi | 8,0,6 | \# Set outer loop count. |
| addi | 7,0,8 | \# Set inner loop counter. |
| dcbt | 0,5 | \# Issue hint to fetch second |
|  |  | \# cache block. |
| 1wz | 3,4,0 | \# Set sum = element number 1 . |
| bigloop: |  |  |
| addi | 8,8,-1 | \# Decrement outer loop count |
|  |  | \# and set CR field 0. |
| mtspr | CTR, 7 | \# Set counter (CTR) for |
|  |  | \# inner loop. |
| addi | 5,5,32 | \# Computer address for next |
|  |  | \# touch. |
| 1tt110op: |  |  |
| 1 wzu | 6,4,4 | \# Fetch element. |
| add | 3,3,6 | \# Add to sum. |
| bc | 16,0,1ttlloop | \# Decrement CTR and branch |
|  |  | \# if result is not equal to 0. |
| dcbt | 0,5 | \# Issue hint to fetch next |
|  |  | \# cache block. |
| bc | 4,3,bigloop | \# Branch if outer loop CTR is |
|  |  | \# not equal to 0 . |
| end |  | \# Summation complete. |

## Related Information

The clcs (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clil (Cache Line Invalidate) instruction, dcbff (Data Cache Block Flush) instruction, dcbil (Data Cache Block Invalidate) instruction, dcbst (Data Cache Block Store) instruction, dcbtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, licbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

## Processing and Storage

## dcbtst (Data Cache Block Touch for Store) Instruction

## Purpose

Allows a program to request a cache block fetch before it is actually needed by the program.
Note: The dcbtst instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |


| Bits |  |
| :--- | :--- |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 246 |
| 31 | $/$ |

## PowerPC

dcbtst
$B A, R B$

## Description

The dcbtst instruction improves performance by anticipating a store to the addressed byte. The block containing the byte addressed by the effective address (EA) is fetched into the data cache before the block is needed by the program. The program can later perform stores to the block and may not experience the added delay caused by fetching the block into the cache. Executing the dcbtst instruction does not invoke the system error handler.

The dcbtst instruction calculates an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR $R B$. If the $R A$ field is 0 , EA is the sum of the contents of $R B$ and 0.

Consider the following when using the dcbtst instruction:

- If the EA specifies a direct store segment address, the instruction is treated as a no-op.
- The access is treated as a load from the addressed cache block with respect to protection. If protection does not permit access to the addressed byte, the dcbtst instruction performs no operations.
- If a program does not need to store to the data cache block, use the dcbt (Data Cache Block Touch) instruction.

The dcbtst instruction has one syntax form and does not affect Condition Register field 0 or the Fixed-Point Exception register.

## Parameters

$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Related Information

The cass (Cache Line Compute Size) instruction, clf (Cache Line Flush) instruction, all (Cache Line Invalidate) instruction, debf (Data Cache Block Flush) instruction, dabi (Data Cache Block Invalidate) instruction, debst (Data Cache Block Store) instruction, debt (Data Cache Block Touch) instruction, debz or dclz (Data Cache Block Set to Zero) instruction, delst (Data Cache Line Store) instruction, Icbi (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing_and Storage

## dcbz or dclz (Data Cache Block Set to Zero) Instruction

## Purpose

The PowerPC instruction, dcbz, sets all bytes of a cache block to 0 .
The POWER family instruction, dclz,sets all bytes of a cache line to 0 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 1014 |
| 31 | $/$ |

## PowerPC dcbz $\quad B A, B$ <br> POWER family <br> dclz $\quad \boxed{B A}, \boxed{B B}$

## Description

The dcbz and dclz instructions work with data cache blocks and data cache lines respectively. If $R A$ is not 0 , the dcbz and dclz instructions compute an effective address (EA) by adding the contents of general-purpose register (GPR) $R A$ to the contents of GPR RB. If GPR RA is 0 , the EA is the contents of GPR RB.

If the cache block or line containing the addressed byte is in the data cache, all bytes in the block or line are set to 0 . Otherwise, the block or line is established in the data cache without reference to storage and all bytes of the block or line are set to 0 .

For the POWER family instruction dclz, if GPR $R A$ is not 0 , the EA replaces the content of GPR RA.
The dcbz and dclz instructions are treated as a store to the addressed cache block or line with respect to protection.

The dcbz and dclz instructions have one syntax form and do not effect the Fixed-Point Exception Register. If bit 31 is set to 1 , the instruction form is invalid.

## Parameters

## PowerPC

RA
Specifies the source register for EA computation.
RB
Specifies the source register for EA computation.

## POWER family

RA

## POWER family

RB
Specifies the source register for EA computation.

## Security

The dclz instruction is privileged.

## Related Information

The cles (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clll (Cache Line Invalidate) instruction, dcbff (Data Cache Block Flush) instruction, dabil (Data Cache Block Invalidate) instruction, debst (Data Cache Block Store) instruction, dcbt (Data Cache Block Touch) instruction, debtst (Data Cache Block Touch for Store) instruction, dalsil (Data Cache Line Store) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Eixed-Point Processor .

## dclst (Data Cache Line Store) Instruction

## Purpose

Stores a line of modified data in the data cache into main memory.
Note: The dclst instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / I$ |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 630 |
| 31 | Rc |

```
POWER family
dclst
RA, RB
```


## Description

The dclst instruction adds the contents of general-purpose register (GPR) RA to the contents of GPR RB. It then stores the sum in $R A$ as the effective address (EA) if $R A$ is not 0 and the instruction does not cause a Data Storage interrupt.

If $R A$ is 0 , the effective address (EA) is the sum of the contents of GPR RB and 0 .
Consider the following when using the dclst instruction:

- If the line containing the byte addressed by the EA is in the data cache and has been modified, the dclst instruction writes the line to main memory.
- If data address translation is enabled (that is, the Machine State Register (MSR) Data Relocate (DR) bit is 1 ) and the virtual address has no translation, a Data Storage interrupt occurs with bit 1 of the Data Storage Interrupt Segment Register set to 1.
- If data address translation is enabled (MSR DR bit is 1 ), the virtual address translates to an unusable real address, the line exists in the data cache, and a Machine Check interrupt occurs.
- If data address translation is disabled (MSR DR bit is 0 ) the address specifies an unusable real address, the line exists in the data cache, and a Machine Check interrupt occurs.
- If the EA specifies an I/O address, the instruction is treated as a no-op, but the effective address is placed into GPR RA.
- Address translation treats the dclst instruction as a load to the byte addressed, ignoring protection and data locking. If this instruction causes a Translation Look-Aside Buffer (TLB) miss, the reference bit is set.

The dclst instruction has one syntax form and does not effect the Fixed-Point Exception register. If the Record (Rc) bit is set to 1, Condition Register Field 0 is undefined.

## Parameters

$R A \quad$ Specifies the source and target general-purpose register where result of operation is stored.
$R B \quad$ Specifies the source general-purpose register for EA calculation.

## Examples

The following code stores the sum of the contents of GPR 4 and GPR 6 in GPR 6 as the effective address:
\# Assume that GPR 4 contains $0 x 00003000$.
\# Assume that GPR 6 is the target register and that it
\# contains 0x0000 0000.
dclst 6,4
\# GPR 6 now contains $0 x 00003000$.

## Related Information

The clcs (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clli (Cache Line Invalidate) instruction, debff (Data Cache Block Flush) instruction, dcbil (Data Cache Block Invalidate) instruction, dcbst (Data Cache Block Store) instruction, debt (Data Cache Block Touch) instruction, dcbtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing and Storage

## div (Divide) Instruction

## Purpose

Divides the contents of a general-purpose register concatenated with the MQ Register by the contents of a general-purpose register and stores the result in a general-purpose register.

Note: The div instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |


| Bits | Value |
| :--- | :--- |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 331 |
| 31 | Rc |

## POWER family

| div | $B H, R A, R B$ |
| :--- | :--- |
| div. | $B H, R A, R B$ |
| divo | $R A, R A, R B$ |
| divo. | $R A, R A, R B$ |

## Description

The div instruction concatenates the contents of general-purpose register (GPR) RA and the contents of Multiply Quotient (MQ) Register, divides the result by the contents of GPR RB, and stores the result in the target GPR RT. The remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive. The results obey the equation:
dividend $=$ (divisor $x$ quotient) + remainder
where a dividend is the original (RA) II (MQ), divisor is the original (RB), quotient is the final (RT), and remainder is the final (MQ).

For the case of $-2 * * 31 \mathrm{P}-1$, the MQ Register is set to 0 and $-2 * * 31$ is placed in GPR RT. For all other overflows, the contents of MQ, the target GPR RT, and the Condition Register Field 0 (if the Record Bit $(R c)$ is 1 ) are undefined.

The div instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| div | 0 | None | 0 | None |
| div. | 0 | None | 1 | LT,GT,EQ,SO |
| divo | 1 | SO,OV | 0 | None |
| divo. | 1 | SO,OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the div instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
$R B \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code divides the contents of GPR 4, concatenated with the MQ Register, by the contents of GPR 6 and stores the result in GPR 4:
\# Assume the MQ Register contains $0 x 00000001$.
\# Assume GPR 4 contains $0 x 00000000$.
\# Assume GPR 6 contains $0 x 00000002$. div 4,4,6 \# GPR 4 now contains 0x0000 0000. \# The MQ Register now contains 0x0000 0001.
2. The following code divides the contents of GPR 4, concatenated with the MQ Register, by the contents of GPR 6, stores the result in GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume the MQ Register contains 0x0000 0002.
\# Assume GPR 4 contains 0x0000 0000.
\# Assume GPR 6 contains $0 x 00000002$.
div. 4,4,6
\# GPR 4 now contains $0 x 00000001$.
\# MQ Register contains 0x0000 0000.
3. The following code divides the contents of GPR 4, concatenated with the MQ Register, by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 0001.
\# Assume GPR 6 contains 0x0000 0000.
\# Assume the MQ Register contains 0x0000 0000.
divo 4,4,6
\# GPR 4 now contains an undefined quantity.
\# The MQ Register is undefined.
4. The following code divides the contents of GPR 4, concatenated with the MQ Register, by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x-1.
\# Assume GPR 6 contains 0x2.
\# Assume the MQ Register contains 0xFFFFFFFF. divo. 4,4,6
\# GPR 4 now contains $0 x 00000000$.
\# The MQ Register contains $0 x-1$.

## Related Information

Fixed-Point Processor.
Fixed-Point Arithmetic Instructions.

## divd (Divide Double Word) Instruction

## Purpose

Divide the contents of a general purpose register by the contents of a general purpose register, storing the result into a general purpose register.

This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |


| Bits | Value |
| :--- | :--- |
| $6-10$ | D |
| $11-15$ | A |
| $16-20$ | B |
| 21 | OE |
| $22-30$ | 489 |
| 31 | Rc |

## PowerPC64

| divd | RT, RA, RB ( $\mathrm{OE}=0 \mathrm{Rc}=0$ ) |
| :---: | :---: |
| divd. | B7, $B$, $B$ B ( $\mathrm{OE}=0 \mathrm{Rc}=1$ ) |
| divdo | $B$ 为 $B$ B $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| divdo. | $B$ 为 $B A, B B(O E=1 \mathrm{Rc}=1)$ |

## Description

The 64-bit dividend is the contents of $R A$. The 64-bit divisor is the contents of $R B$. The 64- bit quotient is placed into $R T$. The remainder is not supplied as a result.

Both the operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies the equation-dividend $=$ (quotient * divisor) $+r$, where $0<=r<$ ldivisorl if the dividend is non-negative, and -|divisor| $<r<=0$ if the dividend is negative.

If an attempt is made to perform the divisions $0 \times 8000 \_0000 \_0000 \_0000 /-1$ or $/ 0$, the contents of $R T$ are undefined, as are the contents of the LT, GT, and EQ bits of the condition register 0 field (if the record bit $(R c)=1$ (the divd. or divdo. instructions)). In this case, if overflow enable (OE) $=1$ then the overflow bit $(\mathrm{OV})$ is set.

The 64-bit signed remainder of dividing $(R A)$ by $(R B)$ can be computed as follows, except in the case that $(R A)=-2^{* *} 63$ and $(R B)=-1$ :

| divd | RT,RA,RB | \# RT $=$ quotient |
| :--- | :--- | :--- |
| mulld | RT,RT,RB | \# RT $=$ quotient * divisor |
| subf | RT,RT,RA | \# RT $=$ remainder |

## Parameters

$R T \quad$ Specifies target general-purpose register for the result of the computation.
$R A \quad$ Specifies source general-purpose register for the dividend.
$R B \quad$ Specifies source general-purpose register for the divisor.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## divdu (Divide Double Word Unsigned) Instruction

## Purpose

Divide the contents of a general purpose register by the contents of a general purpose register, storing the result into a general purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | D Value |
| $11-15$ | A |
| $16-20$ | B |
| 21 | OE |
| $22-30$ | 457 |
| 31 | Rc |

## PowerPC

| divdu | B7, $B A, B B$ ( $\mathrm{OE}=0 \mathrm{Rc}=0$ ) |
| :---: | :---: |
| divdu. | B B , $B A$, $\mathrm{BE}=0 \mathrm{Rc}=1$ ) |
| divduo | $B$ 为 $B A, B B(O E=1 \mathrm{Rc}=0)$ |
| divduo. | $B$, $R A, B B(O E=1 \mathrm{Rc}=1)$ |

## Description

The 64-bit dividend is the contents of $R A$. The 64-bit divisor is the contents of $R B$. The 64- bit quotient is placed into $R T$. The remainder is not supplied as a result.

Both the operands and the quotient are interpreted as unsigned integers, except that if the record bit (Rc) is set to 1 the first three bits of th condition register 0 (CRO) field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the equation: dividend = (quotient * divisor) $+r$, where $0<=r<$ divisor.

If an attempt is made to perform the division (anything) / 0 the contents of $R T$ are undefined, as are the contents of the LT, GT, and EQ bits of the CRO field (if Rc=1). In this case, if the overflow enable bit (OE) $=1$ then the overflow bit $(\mathrm{OV})$ is set.

The 64-bit unsigned remainder of dividing $(R A)$ by $(R B)$ can be computed as follows:

| divdu | RT,RA,RB | \# RT $=$ quotient |
| :--- | :--- | :--- |
| mulld | RT,RT,RB | $\# R T=$ quotient * divisor |
| subf | RT,RT,RA | $\# R T=$ remainder |

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

- XER: Affected: SO, OV (if OE = 1)

Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 64-bit result.

## Parameters

| $R T$ | Specifies target general-purpose register for the result of the computation. |
| :--- | :--- |
| $R A$ | Specifies source general-purpose register for the dividend. |
| $R B$ | Specifies source general-purpose register for the divisor. |

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## divs (Divide Short) Instruction

## Purpose

Divides the contents of a general-purpose register by the contents of a general-purpose register and stores the result in a general-purpose register.

Note: The divs instruction is supported only in the POWER family architecture.

## Syntax

| Bits | $\quad$ Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 |  |
| $22-30$ | 363 |
| 31 | Rc |

## POWER family

| divs | R7, $R A, R B$ |
| :---: | :---: |
| divs. | BA, $B A, B B$ |
| divso | BT, RA, RB |
| divso. | BA, RA, RB |

## Description

The divs instruction divides the contents of general-purpose register (GPR) RA by the contents of GPR $R B$ and stores the result in the target GPR $R T$. The remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive. The results obey the equation:
dividend $=$ (divisor $x$ quotient) + remainder
where a dividend is the original $(R A)$, divisor is the original $(R B)$, quotient is the final $(R T)$, and remainder is the final (MQ).

For the case of $-2 * * 31 P-1$, the MQ Register is set to 0 and $-2 * * 31$ is placed in GPR RT. For all other overflows, the contents of MQ, the target GPR RT and the Condition Register Field 0 (if the Record Bit $(\mathrm{Rc})$ is 1 ) are undefined.

The divs instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| divs | 0 | None | 0 | None |
| divs. | 0 | None | 1 | LT,GT,EQ,SO |


| divso | 1 | SO,OV | 0 | None |
| :--- | :--- | :--- | :--- | :--- |
| divso. | 1 | SO,OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the divs instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code divides the contents of GPR 4 by the contents of GPR 6 and stores the result in GPR 4:
\# Assume GPR 4 contains $0 x 00000001$.
\# Assume GPR 6 contains $0 x 00000002$.
divs 4,4,6
\# GPR 4 now contains $0 x 0$.
\# The MQ Register now contains $0 \times 1$.
2. The following code divides the contents of GPR 4 by the contents of GPR 6, stores the result in GPR 4 and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 0002.
\# Assume GPR 6 contains $0 x 00000002$.
divs. 4,4,6
\# GPR 4 now contains $0 x 00000001$.
\# The MQ Register now contains $0 x 00000000$.
3. The following code divides the contents of GPR 4 by the contents of GPR 6, stores the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 0001.
\# Assume GPR 6 contains 0x0000 0000.
divso 4,4,6 \# GPR 4 now contains an undefined quantity.
4. The following code divides the contents of GPR 4 by the contents of GPR 6, stores the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x-1$. \# Assume GPR 6 contains 0x0000 00002.
\# Assume the MQ Register contains 0x0000 0000. divso. 4,4,6 \# GPR 4 now contains $0 x 00000000$.
\# The MQ register contains $0 x-1$.

## Related Information

Fixed-Point Processor.
Fixed-Point Arithmetic Instructions .

## divw (Divide Word) Instruction

## Purpose

Divides the contents of a general-purpose register by the contents of another general-purpose register and stores the result in a third general-purpose register.

Note: The divw instruction is supported only in the PowerPC architecture.

## Syntax

| Bits | $\quad$ Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 491 |
| 31 | Rc |

## PowerPC

divw $\quad B A, B A, B A$
divw. $\quad B A, B A, B A$
divwo $\quad R A, R A$
divwo. $\quad B A, B A, B A$

## Description

The divw instruction divides the contents of general-purpose register (GPR) RA by the contents of GPR $R B$, and stores the result in the target GPR RT. The dividend, divisor, and quotient are interpreted as signed integers.

For the case of $-2^{* *} 31 /-1$, and all other cases that cause overflow, the content of GPR $R T$ is undefined.
The divw instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| divw | 0 | None | 0 | None |
| divw. | 0 | None | 1 | LT,GT,EQ,SO |
| divwo | 1 | SO, OV | 0 | None |
| divwo. | 1 | SO, OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the divw instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

| $R T$ | Specifies target general-purpose register where result of operation is stored. |
| :--- | :--- |
| $R A$ | Specifies source general-purpose register for dividend. |
| $R B$ | Specifies source general-purpose register for divisor. |

## Examples

1. The following code divides the contents of GPR 4 by the contents of GPR 6 and stores the result in GPR 4:
\# Assume GPR 4 contains $0 x 00000000$.
\# Assume GPR 6 contains $0 x 00000002$.
divw 4,4,6
\# GPR 4 now contains 0x0000 0000.
2. The following code divides the contents of GPR 4 by the contents of GPR 6 , stores the result in GPR 4 and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 00000002$.
\# Assume GPR 6 contains $0 x 00000002$. divw. 4,4,6
\# GPR 4 now contains 0x0000 0001.
3. The following code divides the contents of GPR 4 by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 00000001$.
\# Assume GPR 6 contains $0 x 00000000$. divwo 4,4,6
\# GPR 4 now contains an undefined quantity.
4. The following code divides the contents of GPR 4 by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 80000000$.
\# Assume GPR 6 contains 0xFFFF FFFF.
divwo. 4,4,6
\# GPR 4 now contains undefined quantity.

## Related Information

Fixed-Point Processor.
Fixed-Point Arithmetic Instructions.

## divwu (Divide Word Unsigned) Instruction

## Purpose

Divides the contents of a general-purpose register by the contents of another general-purpose register and stores the result in a third general-purpose register.

Note: The divwu instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |


| Bits | Value |
| :--- | :--- |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 459 |
| 31 | Rc |

## PowerPC

| divwu | R7, RA, RB |
| :---: | :---: |
| divwu. | RH, RA, RB |
| divwuo | RT, RA, RB |
| divwuo. | $B 7, B A, B B$ |

## Description

The divwu instruction divides the contents of general-purpose register (GPR) RA by the contents of GPR $R B$, and stores the result in the target GPR RT. The dividend, divisor, and quotient are interpreted as unsigned integers.

For the case of division by 0 , the content of GPR $R T$ is undefined.

Note: Although the operation treats the result as an unsigned integer, if Rc is 1, the Less Than (LT) zero, Greater Than (GT) zero, and Equal To (EQ) zero bits of Condition Register Field 0 are set as if the result were interpreted as a signed integer.

The divwu instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| divwu | 0 | None | 0 | None |
| divwu. | 0 | None | 1 | LT,GT,EQ,SO |
| divwuo | 1 | SO, OV, | 0 | None |
| divwuo. | 1 | SO, OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the divwu instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

## Examples

1. The following code divides the contents of GPR 4 by the contents of GPR 6 and stores the result in GPR 4:
\# Assume GPR 4 contains $0 x 00000000$.
\# Assume GPR 6 contains 0x0000 0002.
divwu 4,4,6
\# GPR 4 now contains $0 x 00000000$.
2. The following code divides the contents of GPR 4 by the contents of GPR 6, stores the result in GPR 4 and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 0002.
\# Assume GPR 6 contains 0x0000 0002.
divwu. 4,4,6
\# GPR 4 now contains $0 x 00000001$.
3. The following code divides the contents of GPR 4 by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 0001.
\# Assume GPR 6 contains 0x0000 0000.
divwuo 4,4,6
\# GPR 4 now contains an undefined quantity.
4. The following code divides the contents of GPR 4 by the contents of GPR 6, places the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 80000000$.
\# Assume GPR 6 contains 0x0000 0002.
divwuo. 4,4,6
\# GPR 4 now contains $0 x 40000000$.

## Related Information

Fixed-Point Processor .
Fixed-Point Arithmetic_Instructions .

## doz (Difference or Zero) Instruction

## Purpose

Computes the difference between the contents of two general-purpose registers and stores the result or the value zero in a general-purpose register.

Note: The doz instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| 21 | OE |
| $22-30$ | 264 |
| 31 | Rc |

```
POWER family
doz doz. 
```

| dozo | $B A, B A$ |
| :--- | :--- |
| dozo. | $B B$ |
| $R A$, | $R A$ |

## Description

The doz instruction adds the complement of the contents of general-purpose register (GPR) RA, 1, and the contents of GPR RB, and stores the result in the target GPR RT.

If the value in GPR $R A$ is algebraically greater than the value in GPR $R B$, then GPR $R T$ is set to 0 .
The doz instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| doz | 0 | None | 0 | None |
| doz. | 0 | None | 1 | LT,GT,EQ,SO |
| dozo | 1 | SO,OV | 0 | None |
| dozo. | 1 | SO,OV | 1 | LT,GT,EQ,SO |

The four syntax forms of the doz instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register; the Overflow (OV) bit can only be set on positive overflows. If the syntax form sets the Record (Rc) bit to 1, the instruction effects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code determines the difference between the contents of GPR 4 and GPR 6 and stores the result in GPR 4:
```
# Assume GPR 4 holds 0x0000 0001.
# Assume GPR 6 holds 0x0000 0002.
doz 4,4,6
# GPR 4 now holds 0x0000 0001.
```

2. The following code determines the difference between the contents of GPR 4 and GPR 6, stores the result in GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 0001.
\# Assume GPR 6 holds 0x0000 0000. doz. 4,4,6 \# GPR 4 now holds 0x0000 0000.
3. The following code determines the difference between the contents of GPR 4 and GPR 6, stores the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 0002.
\# Assume GPR 6 holds 0x0000 0008.
dozo 4,4,6
\# GPR 4 now holds 0x0000 0006.
4. The following code determines the difference between the contents of GPR 4 and GPR 6, stores the result in GPR 4, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0xEFFF FFFF.
\# Assume GPR 6 holds $0 x 00000000$.
dozo. 4,4,6
\# GPR 4 now holds $0 x 10000001$.

## Related Information

Eixed-Point Processor .
Fixed-Point Arithmetic_Instructions.

## dozi (Difference or Zero Immediate) Instruction

## Purpose

Computes the difference between the contents of a general-purpose register and a signed 16-bit integer and stores the result or the value zero in a general-purpose register.

Note: The dozi instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 09 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | SI |

## POWER family

```
dozi
BA, RA, S
```


## Description

The dozi instruction adds the complement of the contents of general-purpose register (GPR) RA, the 16 -bit signed integer $S I$, and 1 and stores the result in the target GPR RT.

If the value in GPR RA is algebraically greater than the 16 -bit signed value in the $S I$ field, then GPR $R T$ is set to 0 .

The dozi instruction has one syntax form and does not effect Condition Register Field 0 or the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
SI Specifies signed 16-bit integer for operation.

## Examples

The following code determines the difference between GPR 4 and $0 \times 0$ and stores the result in GPR 4:
\# Assume GPR 4 holds 0x0000 0001.
dozi 4,4,0x0
\# GPR 4 now holds 0x0000 0000.

## Related Information

Eixed-Point Processor
Fixed-Point Arithmetic Instructions .

## eciwx (External Control In Word Indexed) Instruction

## Purpose

Translates the effective address (EA) to a real address, sends the real address to a controller, and loads the word returned by the controller into a register.

Note: The eciwx instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 601 RISC Microprocessor, PowerPC 603 RISC Microprocessor, and PowerPC 604 RISC Microprocessor.

## Syntax

| Bits | Nalue |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 310 |
| 31 | $/$ |

eciwx $\quad R A, R A$

## Description

The eciwx instruction translates EA to a real address, sends the real address to a controller, and places the word returned by the controller in general-purpose register $R T$. If $R A=0$, the $E A$ is the content of $R B$, otherwise EA is the sum of the content of $R A$ plus the content of $R B$.

If $E A R(E)=1$, a load request for the real address corresponding to $E A$ is sent to the controller identified by EAR(RID), bypassing the cache. The word returned by the controller is placed in $R T$.

Notes:

1. EA must be a multiple of 4 (a word-aligned address); otherwise, the result is boundedly undefined.
2. The operation is treated as a load to the addressed byte with respect to protection.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Related Information

The ecowx (External Control Out Word Indexed) instruction.

## Processing_and Storage

## ecowx (External Control Out Word Indexed) Instruction

## Purpose

Translates the effective address (EA) to a real address and sends the real address and the contents of a register to a controller.

Note: The ecowx instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 601 RISC Microprocessor, PowerPC 603 RISC Microprocessor, and PowerPC 604 RISC Microprocessor.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 438 |
| 31 | $/$ |

## ecowx $\quad \mathbb{B S}, \sqrt{R A}, \underline{B A}$

## Description

The ecowx instruction translates EA to a real address and sends the real address and the content of general-purpose register $R S$ to a controller. If $R A=0$, the EA is the content of $R B$, otherwise EA is the sum of the content of $R A$ plus the content of $R B$.

If $\operatorname{EAR}(\mathrm{E})=1$, a store request for the real address corresponding to EA is sent to the controller identified by $\operatorname{EAR}(\operatorname{RID})$, bypassing the cache. The content of $R S$ is sent with the store request.

## Notes:

1. EA must be a multiple of 4 (a word-aligned address); otherwise, the result is boundedly undefined.
2. The operation is treated as a store to the addressed byte with respect to protection.

## Parameters

RS Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for operation.
$R B \quad$ Specifies source general-purpose register for operation.

## Related Information

The eciwx (External Control In Word Indexed) instruction.

## Processing_and_Storage

## eieio (Enforce In-Order Execution of I/O) Instruction

## Purpose

Ensures that cache-inhibited storage accesses are performed in main memory in the order specified by the program.

Note: The eieio instruction is supported only in the PowerPC architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / I$ |
| $11-15$ | $/ / I$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 854 |
| 31 | $/$ |

## PowerPC

## eieio

## Description

The eieio instruction provides an ordering function that ensures that all load and store instructions initiated prior to the eieio instruction complete in main memory before any loads or stores subsequent to the eieio instruction access memory. If the eieio instruction is omitted from a program, and the memory locations are unique, the accesses to main storage may be performed in any order.

Note: The eieio instruction is appropriate for cases where the only requirement is to control the order of storage references as seen by I/O devices. However, the synd (Synchronize) instruction provides an ordering function for all instructions.

The eieio instruction has one syntax form and does not affect Condition Register Field 0 or the Fixed-Point Exception Register.

## Examples

The following code ensures that, if the memory locations are in cache-inhibited storage, the load from location AA and the store to location BB are completed in main storage before the content of location CC is fetched or the content of location DD is updated:

```
lwz r4,AA(r1)
stw r4,BB(r1)
eieio
1wz r5,CC(r1)
stw r5,DD(r1)
```

Note: If the memory locations of $A A, B B, C C$, and $D D$ are not in cache-inhibited memory, the eieio instruction has no effect on the order that instructions access memory.

## Related Information

The synd (Synchronize) or dcs (Data Cache Synchronize) instruction.
Processing_and_Storage

## extsw (Extend Sign Word) Instruction

## Purpose

Copy the low-order 32 bits of a general purpose register into another general purpose register, and sign extend the fullword to a double-word in size ( 64 bits).

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | S |
| $11-15$ | A |
| $16-20$ | 00000 |
| $21-30$ | 986 |
| 31 | Rc |


| PowerPC <br> extsw <br> extsw. | $\boxed{B A}, ~$ |
| :--- | :--- |
| $B A$ | $(\mathrm{Rc}=0)$ |
| $B S(\mathrm{Rc}=1)$ |  |

## Description

The contents of the low-order 32 bits of general purpose register (GPR) RS are placed into the low-order 32 bits of GPR RA. Bit 32 of GPR $R S$ is used to fill the high-order 32 bits of GPR RA.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

- XER:

Affected: CA

## Parameters

$R S \quad$ Specifies the source general purpose register for the operand of instruction.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## eqv (Equivalent) Instruction

## Purpose

Logically XORs the contents of two general-purpose registers and places the complemented result in a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 284 |
| 31 | Rc |


| eqv | BA, $B$, $B$ |
| :---: | :---: |
| eqv. | $\boxed{B A}, ~ \boxed{B S}, ~ \boxed{B A}$ |

## Description

The eqv instruction logically XORs the contents of general-purpose register (GPR) RS with the contents of GPR RB and stores the complemented result in the target GPR RA.

The eqv instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0 .

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| eqv | None | None | 0 | None |
| eqv. | None | None | 1 | LT,GT,EQ,SO |

The two syntax forms of the eqv instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

## Examples

1. The following code logically XORs the contents of GPR 4 and GPR 6 and stores the complemented result in GPR 4:
\# Assume GPR 4 holds 0xFFF2 5730.
\# Assume GPR 6 holds 0x7B41 92C0. eqv 4,4,6
\# GPR 4 now holds $0 x 7 B 4 C$ 3A0F.
2. The following code XORs the contents of GPR 4 and GPR 6, stores the complemented result in GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 00FD.
\# Assume GPR 6 holds 0x7B41 92C0. eqv. 4,4,6
\# GPR 4 now holds 0x84BE 6DC2.

## Related Information

Fixed-Point Processor.
Fixed-Point_logical_Instructions.

## extsb (Extend Sign Byte) Instruction

## Purpose

Extends the sign of the low-order byte.
Note: The extsb instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS Value |
| $11-15$ | RA |
| $16-20$ | $/ / /$ |
| $21-30$ | 954 |
| 31 | Rc |


| PowerPC |
| :--- |
| extsb |
| extsb. |

$\boxed{B A}, \boxed{B A}$,
$\boxed{R S}$

## Description

The extsb instruction places bits 24-31 of general-purpose register (GPR) $R S$ into bits 24-31 of GPR RA and copies bit 24 of register $R S$ in bits 0-23 of register $R A$.

The extsb instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

RA Specifies target general-purpose register where result of operation is stored.
$R S \quad$ Specifies source general-purpose register of containing the byte to be extended.

## Examples

1. The following code extends the sign of the least significant byte contained in GPR 4 and places the result in GPR 6:
\# Assume GPR 6 holds 0x5A5A 5A5A. extsb 4,6 \# GPR 6 now holds 0x0000 005A.
2. The following code extends the sign of the least significant byte contained in GPR 4 and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0xA5A5 A5A5. extsb. 4,4 \# GPR 4 now holds 0xFFFF FFA5.

## Related Information

Fixed-Point Processor .
Fixed-Point L_ogical_Instructions.

## extsh or exts (Extend Sign Halfword) Instruction

## Purpose

Extends the lower 16-bit contents of a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | $/ / I$ |
| 21 | OE |
| $22-30$ | 922 |
| 31 | Rc |


| PowerPC <br> extsh <br> extsh. | $\boxed{R A}, \boxed{B S}$ |
| :--- | :--- |
|  | $\boxed{R A}, \boxed{R S}$ |

POWER family

| exts | $B A, R S$ |
| :--- | :--- |
| exts. | $B A, B S$ |

## Description

The extsh and exts instructions place bits 16-31 of general-purpose register (GPR) RS into bits 16-31 of GPR $R A$ and copy bit 16 of GPR $R S$ in bits $0-15$ of GPR $R A$.

The extsh and exts instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Overflow Exception <br> $($ OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| extsh | None | None | 0 | None |
| extsh. | None | None | 1 | LT,GT,EQ,SO |
| exts | None | None | 0 | None |
| exts. | None | 1 | LT,GT,EQ,SO |  |

The two syntax forms of the extsh instruction, and the two syntax forms of the extsh instruction, never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies general-purpose register receives extended integer.
$R S \quad$ Specifies source general-purpose register for operation.

## Examples

1. The following code places bits $16-31$ of GPR 6 into bits $16-31$ of GPR 4 and copies bit 16 of GPR 6 into bits 0-15 of GPR 4:
\# Assume GPR 6 holds 0x0000 FFFF. extsh 4,6 \# GPR 6 now holds 0xFFFF FFFF.
2. The following code places bits $16-31$ of GPR 6 into bits $16-31$ of GPR 4 , copies bit 16 of GPR 6 into bits $0-15$ of GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 2FFF.
extsh. 6,4
\# GPR 6 now holds 0x0000 2FFF.

## Related Information

Eixed-Point Processor .
Eixed-Point Logical_Instructions.

## fabs (Floating Absolute Value) Instruction

## Purpose

Stores the absolute value of the contents of a floating-point register in another floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / /$ |
| $16-20$ | FRB |
| $21-30$ | 264 |
| 31 | Rc |


| fabs | $\quad F R Z, F R B$ |
| :--- | ---: |
| fabs. | $F R Z, E R B$ |

## Description

The fabs instruction sets bit 0 of floating-point register (FPR) FRB to 0 and places the result into FPR FRT.

The fabs instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fabs | None | 0 | None |
| fabs. | None | 1 | FX,FEX,VX,OX |

The two syntax forms of the fabs instruction never affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception Summary (FX), Floating-Point Enabled Exception Summary (FEX), Floating-Point Invalid Operation Exception Summary (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Examples

1. The following code sets bit 0 of FPR 4 to zero and place sthe result in FPR 6 :
\# Assume FPR 4 holds 0xC053 400000000000.
fabs 6,4
\# GPR 6 now holds $0 x 4053400000000000$.
2. The following code sets bit 0 of FPR 25 to zero, places the result in FPR 6, and sets Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 25 holds 0xFFFF FFFF FFFF FFFF.
fabs. 6,25
\# GPR 6 now holds 0x7FFF FFFF FFFF FFFF.

## Related Information

Eloating-Point Processor.
Eloating-Point Move_Instructions.
Interpreting the Contents of a Floating-Point Registen.

## fadd or fa (Floating Add) Instruction

## Purpose

Adds two floating-point operands and places the result in a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT Value |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / /$ |
| $26-30$ | 21 |
| 31 | Rc |


\section*{PowerPC <br> | fadd | $E R A, E R A, E R B$ |
| :--- | :--- |
| fadd. | $E R A, E R A, E R B$ |}

## POWER family

| fa | $E R A, E R A, E R B$ |
| :--- | :--- |
| fa. | $E R H, E R A, E R B$ |


| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / /$ |
| $26-30$ | 21 |
| 31 | Rc |

```
PowerPC
fadds ERT, ERA, ERB
fadds. \(\quad F R Z, F R A, E R B\)
```


## Description

The fadd and fa instructions add the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA to the 64-bit, double-precision floating-point operand in FPR FRB.

The fadds instruction adds the 32-bit single-precision floating-point operand in FPR FRA to the 32-bit single-precision floating-point operand in FPR FRB.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register and is placed in FPR FRT.

Addition of two floating-point numbers is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added algebraically to form the intermediate sum. All 53 bits in the significand as well as all three guard bits ( $G, R$ and $X$ ) enter into the computation.

The Floating-Point Result Field of the Floating-Point Status and Control Register is set to the class and sign of the result except for Invalid Operation exceptions when the Floating-Point Invalid Operation Exception Enable (VE) bit of the Floating-Point Status and Control Register is set to 1.

The fadd, fadds, and fa instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fadd | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fadd. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FX,FEX,VX,OX |
| fadds | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fadds. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FX,FEX,VX,OX |
| fa | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fa. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FX,FEX,VX,OX |

All syntax forms of the fadd, fadds, and fa instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception Summary (FX), Floating-Point Enabled Exception Summary (FEX), Floating-Point Invalid Operation Exception Summary (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Examples

1. The following code adds the contents of FPR 4 and FPR 5, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume FPR 5 contains $0 x 400 \mathrm{C} 000000000000$. fadd 6,4,5
\# FPR 6 now contains $0 x C 052600000000000$.
2. The following code adds the contents of FPR 4 and FPR 25, places the result in FPR 6, and sets Condition Register Field 1 and the Floating-Point Status and Control Register to reflect the result of the operation:
\# Assume FPR 4 contains $0 x C 053400000000000$.
\# Assume FPR 25 contains 0xFFFF FFFF FFFF FFFF. fadd. 6,4,25
\# GPR 6 now contains 0xFFFF FFFF FFFF FFFF.

## Related Information

Eloating-Point Processor.
Eloating-Point Arithmetic_Instructions.

Interpreting the Contents of a Floating-Point Register.

## fcfid (Floating Convert from Integer Double Word) Instruction

## Purpose

Convert the fixed-point contents of a floating-point register to a double-precision floating-point number.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | D |
| $11-15$ | 00000 |
| $16-20$ | B |
| $21-30$ | 846 |
| 31 | Rc |

## PowerPC

```
fcfid ERA, ERB (Rc=0)
fcfid. FER|, FRB (Rc=1)
```


## Description

The 64-bit signed fixed-point operand in floating-point register (FPR) FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to double-precision using the rounding mode specified by FPSCR[RN] and placed into FPR FRT.

FPSCR[FPRF] is set to the class and sign of the result. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

The fcfid instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fcfid | FPRF,FR,FI,FX,XX | 0 | None |
| fcfid. | FPRF,FR,FI,FX,XX | 1 | FX,FEX,VX,OX |

## Parameters

FRT Specifies the target floating-point register for the operation.
FRB Specifies the source floating-point register for the operation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

## fcmpo (Floating Compare Ordered) Instruction

## Purpose

Compares the contents of two floating-point registers.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-8$ | BF |
| $9-10$ | $/ /$ |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-30$ | 32 |
| 31 | $/$ |

fcmpo
$B A, E R A, E R B$

## Description

The fcmpo instruction compares the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA to the 64-bit, double-precision floating-point operand in FPR FRB. The Floating-Point Condition Code Field (FPCC) of the Floating-Point Status and Control Register (FPSCR) is set to reflect the value of the operand FPR FRA with respect to operand FPR FRB. The value BF determines which field in the condition register receives the four FPCC bits.

Consider the following when using the fcmpo instruction:

- If one of the operands is either a Quiet $\mathrm{NaN}(\mathrm{QNaN})$ or a Signaling $\mathrm{NaN}(\mathrm{SNaN})$, the Floating-Point Condition Code is set to reflect unordered (FU).
- If one of the operands is a SNaN, then the Floating-Point Invalid Operation Exception bit VXSNAN of the Floating-Point Status and Control Register is set. Also:
- If Invalid Operation is disabled (that is, the Floating-Point Invalid Operation Exception Enable bit of the Floating-Point Status and Control Register is 0), then the Floating-Point Invalid Operation Exception bit VXVC is set (signaling an an invalid compare).
- If one of the operands is a QNaN, then the Floating-Point Invalid Operation Exception bit VXVC is set.

The fcmpo instruction has one syntax form and always affects the FT, FG, FE, FU, VXSNAN, and VXVC bits in the Floating-Point Status and Control Register.

## Parameters

BF Specifies field in the condition register that receives the four FPCC bits.
FRA Specifies source floating-point register.
FRB Specifies source floating-point register.

## Examples

The following code compares the contents of FPR 4 and FPR 6 and sets Condition Register Field 1 and the Floating-Point Status and Control Register to reflect the result of the operation:
\# Assume $C R=0$ and $F P S C R=0$.
\# Assume FPR 5 contains 0xC053 400000000000.
\# Assume FPR 4 contains $0 x 400 C 000000000000$.
fcmpo 6,4,5
\# CR now contains $0 x 00000040$.
\# FPSCR now contains $0 x 00004000$.

## Related Information

Eloating-Point Processor.
Eloating-Point Compare Instructions.

## fcmpu (Floating Compare Unordered) Instruction

## Purpose

Compares the contents of two floating-point registers.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-8$ | BF |
| $9-10$ | $/ /$ |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-30$ | 0 |
| 31 | $/$ |

## fcmpu <br> BA, ERA, ERB

## Description

The fcmpu instruction compares the 64-bit double precision floating-point operand in floating-point register (FPR) FRA to the 64-bit double precision floating-point operand in FPR FRB. The Floating-Point Condition Code Field (FPCC) of the Floating-Point Status and Control Register (FPSCR) is set to reflect the value of the operand $F R A$ with respect to operand $F R B$. The value $B F$ determines which field in the condition register receives the four FPCC bits.

Consider the following when using the fcmpu instruction:

- If one of the operands is either a Quiet NaN or a Signaling NaN, the Floating-Point Condition Code is set to reflect unordered (FU).
- If one of the operands is a Signaling NaN, then the Floating-Point Invalid Operation Exception bit VXSNAN of the Floating-Point Status and Control Register is set.

The fcmpu instruction has one syntax form and always affects the FT, FG, FE, FU, and VXSNAN bits in the FPSCR.

## Parameters

BF Specifies a field in the condition register that receives the four FPCC bits.
FRA Specifies source floating-point register.

## Examples

The following code compares the contents of FPR 5 and FPR 4:
\# Assume FPR 5 holds 0xC053 400000000000.
\# Assume FPR 4 holds 0x400C 000000000000.
\# Assume CR = 0 and FPSCR $=0$.
fcmpu 6,4,5
\# CR now contains 0x0000 0040.
\# FPSCR now contains 0x0000 4000

## Related Information

Eloating-Point Processor .
Eloating-Point Compare Instructions

## fctid (Floating Convert to Integer Double Word) Instruction

## Purpose

Convert the contents of a floating-point register to a 64-bit signed fixed-point integer, placing the results into another floating-point register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | D |
| $11-15$ | 00000 |
| $16-20$ | B |
| $21-30$ | 814 |
| 31 | Rc |

PowerPC

| fctid | $F R \lambda, E R B(R c=0)$ |
| :--- | :--- |
| fctid. | $E R A, E R B(R c=1)$ |

## Description

The floating-point operand in floating-point register (FPR) FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode specified by FPSCR[RN], and placed into FPR FRT.

If the operand in FRB is greater than $2^{* *} 63-1$, then $F P R F R T$ is set to $0 x 7 F F F \_F F F F \_F F F F \_F F F F$. If the operand in FRB is less than $2^{* *} 63$, then FPR FRT is set to $0 \times 8000 \_0000 \_0000 \_0000$.

Except for enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. $\operatorname{FPSCR}[\mathrm{FI}]$ is set if the result is inexact.

The fctid instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax <br> Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fctid | FPRF(undefined),FR,FI,FX,XX,VXSNAN,VXCVI | 0 | None |
| fctid. | FPRF(undefined),FR,FI,FX,XX,VXSNAN,VXCVI | 1 | FX,FEX,VX,OX |

## Parameters

## FRT Specifies the target floating-point register for the operation.

FRB Specifies the source floating-point register for the operation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## fctidz (Floating Convert to Integer Double Word with Round toward Zero) Instruction

## Purpose

Convert the contents of a floating-point register to a 64-bit signed fixed-point integer using the round-toward-zero rounding mode. Place the results into another floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | Dalue |
| $11-15$ | 00000 |
| $16-20$ | B |
| $21-30$ | 815 |
| 31 | Rc |

```
PowerPC
fctidz ERT, ERB ( \(\mathrm{Rc}=0\) )
fctidz. ERT, ERB ( \(\mathrm{Rc}=1\) )
```


## Description

The floating-point operand in floating-point register (FRP) FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode round toward zero, and placed into FPR FRT.

If the operand in FPR FRB is greater than $2^{* *} 63-1$, then FPR $F R T$ is set to $0 \times 7 F F F$ _FFFF_FFFF_FFFF. If the operand in frB is less than $2^{* *} 63$, then FPR FRT is set to $0 \times 8000 \_0000 \_0000 \_0000$.

Except for enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

The fctidz instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax <br> Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fctidz | FPRF(undefined),FR,FI,FX,XX,VXSNAN,VXCVI | 0 | None |
| fctidz. | FPRF(undefined),FR,FI,FX,XX,VXSNAN,VXCVI | 1 | FX,FEX,VX,OX |

## Parameters

FRT Specifies the target floating-point register for the operation.
FRB Specifies the source floating-point register for the operation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## fctiw or fcir (Floating Convert to Integer Word) Instruction

## Purpose

Converts a floating-point operand to a 32 -bit signed integer.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT Value |
| $11-15$ | $/ / I$ |
| $16-20$ | FRB |
| $21-30$ | 14 |
| 31 | Rc |

## PowerPC

| fctiw | $F R Z, F R B$ |
| :--- | :--- |
| fctiw. | $F R Z, F R B$ |

POWER2
fcir
FRZ, ERB
fcir.
FRI, ERB

## Description

The fctiw and fcir instructions convert the floating-point operand in floating-point register (FPR) FRB to a 32-bit signed, fixed-point integer, using the rounding mode specified by Floating-Point Status and Control Register (FPSCR) RN. The result is placed in bits 32-63 of FPR FRT. Bits 0-31 of FPR FRT are undefined.

If the operand in FPR FRB is greater than 231-1, then the bits 32-63 of FPR FRT are set to 0x7FFF FFFF. If the operand in FPR FRB is less than -231 , then the bits $32-63$ of FPR FRT are set to $0 x 8000$ 0000.

The fctiw and fcir instruction each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fctiw | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 0 | None |
| fctiw. | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 1 | FX,FEX,VX,OX |
| fcir | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 0 | None |
| fcir. | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 1 | FX,FEX,VX,OX |

The syntax forms of the fctiw and fcir instructions always affect the FPSCR. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1. FPSCR(C,FI,FG,FE,FU) are undefined.

## Parameters

FRT Specifies the floating-point register where the integer result is placed.
FRB Specifies the source floating-point register for the floating-point operand.

## Examples

The following code converts a floating-point value into an integer for use as an index in an array of floating-point values:

```
# Assume GPR 4 contains the address of the first element of
# the array.
# Assume GPR 1 contains the stack pointer.
# Assume a doubleword TEMP variable is allocated on the stack
# for use by the conversion routine.
# Assume FPR 6 contains the floating-point value for conversion
# into an index.
fctiw 5,6 # Convert floating-point value
stfd 5,TEMP(1) # Store to temp location.
lwz 3,TEMP+4(1) # Get the integer part of the
1fd 5,0(3) # doubleword.
# FPR 5 now contains the selected array element.
```


## Related Information

Eloating-Point Processor .
Eloating-Point Arithmetic Instructions.
Interpreting the Contents of a Floating-Point Register.

## fctiwz or fcirz (Floating Convert to Integer Word with Round to Zero) Instruction

## Purpose

Converts a floating-point operand to a 32 -bit signed integer, rounding the result towards 0 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / /$ |
| $16-20$ | FRB |
| $21-30$ | 15 |
| 31 | Rc |

PowerPC

| fctiwz | $F R 7, F R B$ |
| :--- | :--- |
| fctiwz. | $F R J, E R B$ |

POWER2

| fcirz | $F R H$ |
| :--- | :--- |
| fcirz. | $F R B$ |
| $F R Z B$ |  |

## Description

The fctiwz and fcirz instructions convert the floating-point operand in floating-point register (FPR) FRB to a 32-bit, signed, fixed-point integer, rounding the operand toward 0 . The result is placed in bits 32-63 of FPR FRT. Bits 0-31 of FPR FRT are undefined.

If the operand in FPR FRB is greater than 231-1, then the bits 32-63 of FPR FRT are set to 0x7FFF FFFF. If the operand in FPR FRB is less than -231 , then the bits $32-63$ of FPR FRT are set to $0 \times 8000$ 0000.

The fctiwz and fcirz instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fctiwz | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 0 | None |
| fctiwz. | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 1 | FX,FEX,VX,OX |
| fcirz | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 0 | None |
| fcirz. | C,FL,FG,FE,FU,FR,FI,FX,XX,VXCVI, VXSNAN | 1 | FX,FEX,VX,OX |

The syntax forms of the fctiwz and fcirz instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1. FPSCR(C,FI,FG,FE,FU) are undefined.

## Parameters

FRT Specifies the floating-point register where the integer result is placed.
FRB Specifies the source floating-point register for the floating-point operand.

## Examples

The following code adds a floating-point value to an array element selected based on a second floating-point value. If value2 is greater than or equal to $n$, but less than $n+1$, add value1 to the nth element of the array:
\# Assume GPR 4 contains the address of the first element of
\# the array.
\# Assume GPR 1 contains the stack pointer.
\# Assume a doubleword TEMP variable is allocated on the stack
\# for use by the conversion routine.
\# Assume FPR 6 contains value2.
\# Assume FPR 4 contains valuel.
fctiwz 5,6 \# Convert value2 to integer.
stfd 5,TEMP(1) \# Store to temp location.
1wz 3,TEMP+4(1) \# Get the integer part of the
\# Get the selected array element
fadd 5,5,4 \# Add valuel to array element.
stfd 5,3,4 \# Save the new value of the
\# array element.

## Related Information

Eloating-Point Processor.
Floating-Point Arithmetic Instructions .
|nterpreting_the Contents of a Floating-Point_Register .

## fdiv or fd (Floating Divide) Instruction

## Purpose

Divides one floating-point operand by another.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / I$ |
| $26-30$ | 18 |
| 31 | Rc |

## PowerPC

| fdiv | FRT, FRA, FRR |
| :---: | :---: |
| fdiv. | ERT, ERA, ERB |

POWER family

| fd | ERA ERA, ERA |
| :---: | :---: |
| fd. | ERA, ERA, ERB |


| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / I$ |
| $26-30$ | 18 |
| 31 | Rc |

## PowerPC

| fdivs | $E R \lambda, E R A, E R B$ |
| :--- | :--- |
| fdivs. | $E R A, E R A, F R B$ |

## Description

The fdiv and fd instructions divide the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64-bit, double-precision floating-point operand in FPR FRB. No remainder is preserved.

The fdivs instruction divides the 32-bit single-precision floating-point operand in FPR FRA by the 32-bit single-precision floating-point operand in FPR FRB. No remainder is preserved.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register (FPSCR), and is placed in the target FPR FRT.

The floating-point division operation is based on exponent subtraction and division of the two significands.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fdiv, fdivs, and fd instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fdiv | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 0 | None |
| fdiv. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 1 | FX,FEX,VX,OX |
| fdivs | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 0 | None |
| fdivs. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 1 | FX,FEX,VX,OX |
| fd | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 0 | None |
| fd. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> ZX,XX,VXSNAN,VXIDI,VXZDZ | 1 | FX,FEX,VX,OX |

All syntax forms of the fdiv, fdivs, and fd instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register containing the dividend.
FRB Specifies source floating-point register containing the divisor.

## Examples

1. The following code divides the contents of FPR 4 by the contents of FPR 5, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume FPR 5 contains 0x400C 000000000000.
\# Assume FPSCR $=0$.
fdiv 6,4,5
\# FPR 6 now contains 0xC036 000000000000.
\# FPSCR now contains $0 x 00008000$.
2. The following code divides the contents of FPR 4 by the contents of FPR 5, places the result in FPR 6, and sets Condition Register Field 1 and the Floating-Point Status and Control Register to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume FPR 5 contains $0 x 400 C 000000000000$.
\# Assume FPSCR $=0$.
fdiv. 6,4,5
\# FPR 6 now contains $0 x C 036000000000000$.
\# FPSCR now contains 0x0000 8000.
\# CR contains $0 x 00000000$.

## Related Information

Eloating-Point Processor.
Eloating-Point Arithmetic Instructions.
Interpreting the Contents of a Floating-Point Register .

## fmadd or fma (Floating Multiply-Add) Instruction

## Purpose

Adds one floating-point operand to the result of multiplying two floating-point operands without an intermediate rounding operation.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |


| Bits |  |
| :--- | :--- |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 29 |
| 31 | Rc |

PowerPC

fmadd $\quad$| $F R Z, ~ F R A, ~$ | $F R Q, ~ F R B$ |
| :--- | :--- |
| fmadd. | $F R Z, ~ F R A, ~ E R A, ~$ |
| $F R B$ |  |

POWER family
fma $E R A, E R A, F R C$ ERB
fma. $\quad F R A, E R A, F R Q, E R B$

| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 29 |
| 31 | Rc |

PowerPC
fmadds $\quad E R A, E R A, E R C, E R B$
fmadds. $\quad E R A, E R A, E R C, E R B$

## Description

The fmadd and fma instructions multiply the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64-bit, double-precision floating-point operand in FPR FRC, and then add the result of this operation to the 64-bit, double-precision floating-point operand in FPR FRB.

The fmadds instruction multiplies the 32-bit, single-precision floating-point operand in FPR FRA by the 32-bit, single-precision floating-point operand in FPR FRC and adds the result of this operation to the 32-bit, single-precision floating-point operand in FPR FRB.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register and is placed in the target FPR FRT.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fmadd, fmadds, and fm instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fmadd | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fmadd. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fmadds | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fmadds. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fma | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fma. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |

All syntax forms of the fmadd, fmadds, and fm instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1 , the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register containing a multiplier.
FRB Specifies source floating-point register containing the addend.
FRC Specifies source floating-point register containing a multiplier.

## Examples

1. The following code multiplies the contents of FPR 4 and FPR 5, adds the contents of FPR 7, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPR 7 contains 0x3DE2 6AB4 B33C 110A.
# Assume FPSCR = 0.
fmadd 6,4,5,7
# FPR 6 now contains 0xC070 D7FF FFFF F6CB.
# FPSCR now contains 0x8206 8000.
```

2. The following code multiplies the contents of FPR 4 and FPR 5, adds the contents of FPR 7, places the result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000
\# Assume FPR 5 contains $0 x 400 C 000000000000$.
\# Assume FPR 7 contains 0x3DE2 6AB4 B33C 110A.
\# Assume $\operatorname{FPSCR}=0$ and $C R=0$.
fmadd. 6,4,5,7
\# FPR 6 now contains $0 x C 070$ D7FF FFFF F6CB.
\# FPSCR now contains $0 x 82068000$.
\# CR now contains 0x0800 0000.

## Related Information

Eloating-Point Processor.
Interpreting the Contents of a Floating-Point Register.

## fmr (Floating Move Register) Instruction

## Purpose

Copies the contents of one floating-point register into another floating-point register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / \prime$ |
| $16-20$ | FRB |
| $21-30$ | 72 |
| 31 | Rc |


| fmr | $F B Z, F R B$ |
| :--- | ---: |
| fmr. | $F R Z, E R B$ |

## Description

The fmr instruction places the contents of floating-point register (FPR) FRB into the target FPR FRT.
The fmr instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fmr | None | 0 | None |
| fmr. | None | 1 | FX,FEX,VX,OX |

The two syntax forms of the fmr instruction never affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Examples

1. The following code copies the contents of FPR 4 into FPR 6 and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPSCR = 0.
fmr 6,4
# FPR 6 now contains 0xC053 4000 0000 0000.
# FPSCR now contains 0x0000 0000.
```

2. The following code copies the contents of FPR 25 into FPR 6 and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 25 contains 0xFFFF FFFF FFFF FFFF.
\# Assume FPSCR = 0 and CR $=0$.
fmr. 6,25
\# FPR 6 now contains 0xFFFF FFFF FFFF FFFF.
\# FPSCR now contains 0x0000 0000.
\# CR now contains $0 x 00000000$.

## Related Information

Eloating-Point Processor.
Interpreting the Contents of a Floating-Point Register.
Eloating-Point Move Instructions.

## fmsub or fms (Floating Multiply-Subtract) Instruction

## Purpose

Subtracts one floating-point operand from the result of multiplying two floating-point operands without an intermediate rounding operation.

Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT Value |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 28 |
| 31 | Rc |

PowerPC
fmsub ERT, ERA, ERA, ERR
fmsub. ERT, ERA, ERA, ERB

POWER family
fms ERT, ERA, ERC, ERB
fms. ERT, ERA, ERA, ERB

| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 28 |
| 31 | Rc |

## Description

The fmsub and fms instructions multiply the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64-bit, double-precision floating-point operand in FPR FRC and subtract the 64-bit, double-precision floating-point operand in FPR FRB from the result of the multiplication.

The fmsubs instruction multiplies the 32-bit, single-precision floating-point operand in FPR FRA by the 32-bit, single-precision floating-point operand in FPR FRC and subtracts the 32-bit, single-precision floating-point operand in FPR FRB from the result of the multiplication.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register and is placed in the target FPR FRT.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fmsub, fmsubs, and fms instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fmsub | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 0 | None |
| fmsub. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 1 | FX,FEX,VX,OX |
| fmsubs | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 0 | None |
| fmsubs. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 1 | FX,FEX,VX,OX |
| fms | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 0 | None |
| fms. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXSI,VXIMZ | 1 | FX,FEX,VX,OX |

All syntax forms of the fmsub, fmsubs, and fms instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register containing a multiplier.
FRB Specifies source floating-point register containing the quantity to be subtracted.
FRC Specifies source floating-point register containing a multiplier.

## Examples

1. The following code multiplies the contents of FPR 4 and FPR 5 , subtracts the contents of FPR 7 from the product of the multiplication, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
# Assume FPSCR = 0.
fmsub 6,4,5,7
# FPR 6 now contains 0xC070 D800 0000 0935.
# FPSCR now contains 0x8202 8000.
```

2. The following code multiplies the contents of FPR 4 and FPR 5, subtracts the contents of FPR 7 from the product of the multiplication, places the result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume FPR 5 contains 0x400C 000000000000.
\# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
\# Assume $\operatorname{FPSCR}=0$ and $C R=0$.
fmsub. 6,4,5,7
\# FPR 6 now contains $0 x$ C070 D800 00000935.
\# FPSCR now contains 0x8202 8000.
\# CR now contains $0 x 08000000$.

## Related Information

Eloating-Point Processor .
Interpreting the Contents of a Floating-Point Register .

## fmul or fm (Floating Multiply) Instruction

## Purpose

Multiplies two floating-point operands.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT Value |
| $11-15$ | FRA |
| $16-20$ | $/ / I$ |
| $21-25$ | FRC |
| $26-30$ | 25 |
| 31 | Rc |

## PowerPC

fmul ERA, ERA, ERC
fmul. ERT, FRA, FRD

## POWER family

| fm | ERA, ERA, ERC |
| :---: | :---: |
| fm . | ERA, ERA, ERC |


| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | $/ / I$ |
| $21-25$ | FRC |
| $26-30$ | 25 |
| 31 | Rc |

PowerPC

| fmuls | FRI, ERA, |
| :---: | :---: |
|  | $F R, F R A$ |

## Description

The fmul and fm instructions multiply the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64-bit, double-precision floating-point operand in FPR FRC.

The fmuls instruction multiplies the 32-bit, single-precision floating-point operand in FPR FRA by the 32-bit, single-precision floating-point operand in FPR FRC.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register and is placed in the target FPR FRT.

Multiplication of two floating-point numbers is based on exponent addition and multiplication of the two significands.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fmul, fmuls, and fm instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fmul | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 0 | None |
| fmul. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 1 | FX,FEX,VX,OX |
| fmuls | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 0 | None |
| fmuls. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 1 | FX,FEX,VX,OX |
| fm | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 0 | FX,FEX,VX,OX |
| fm. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXIMZ | 1 |  |

All syntax forms of the fmul, fmuls, and $\mathbf{f m}$ instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register for operation.
FRC Specifies source floating-point register for operation.

## Examples

1. The following code multiplies the contents of FPR 4 and FPR 5, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPSCR = 0.
fmul 6,4,5
# FPR 6 now contains 0xC070 D800 0000 0000.
# FPSCR now contains 0x0000 8000.
```

2. The following code multiplies the contents of FPR 4 and FPR 25, places the result in FPR 6, and sets Condition Register Field 1 and the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 25 contains 0xFFFF FFFF FFFF FFFF.
# Assume FPSCR = 0 and CR = 0.
fmul. 6,4,25
# FPR 6 now contains 0xFFFF FFFF FFFF FFFF.
# FPSCR now contains 0x0001 1000.
# CR now contains 0x0000 0000.
```


## Related Information

## Floating-Point Processor .

Eloating-Point Arithmetic Instructions .
Interpreting the Contents of a Floating-Point Register.

## fnabs (Floating Negative Absolute Value) Instruction

## Purpose

Negates the absolute contents of a floating-point register and places the result in another floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / \prime$ |
| $16-20$ | FRB |
| $21-30$ | 136 |


| Bits |  |
| :--- | :--- |
| 31 | $/$ |


| fnabs | $F F R Z, ~ F R B$ |
| :--- | :--- |
| fnabs. | $F R Z, ~ F R B$ |

## Description

The fnabs instruction places the negative absolute of the contents of floating-point register (FPR) FRB with bit 0 set to 1 into the target FPR FRT.

The fnabs instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax <br> Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fnabs | None | 0 | None |
| fnabs. | None | 1 | FX,FEX,VX,OX |

The two syntax forms of the fnabs instruction never affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

## FRT Specifies target floating-point register for operation.

FRB Specifies source floating-point register for operation.

## Examples

1. The following code negates the absolute contents of FPR 5 and places the result into FPR 6:
\# Assume FPR 5 contains $0 \times 400 \mathrm{C} 000000000000$.
fnabs 6,5
\# FPR 6 now contains 0xC00C 000000000000.
2. The following code negates the absolute contents of FPR 4, places the result into FPR 6, and sets Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume CR = 0 .
fnabs. 6,4
\# FPR 6 now contains $0 x C 053400000000000$.
\# CR now contains $0 x 0$.

## Related Information

Eloating-Point Processor.
Eloating-Point Move_Instructions.
Interpreting the Contents of a Floating-Point Register.

## fneg (Floating Negate) Instruction

## Purpose

Negates the contents of a floating-point register and places the result into another floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / \prime$ |
| $16-20$ | FRB |
| $21-30$ | 40 |
| 31 | Rc |


| fneg | $F R Z, F R B$ |
| :--- | ---: |
| fneg. | $F R Z, F R B$ |

## Description

The fneg instruction places the negated contents of floating-point register FRB into the target FPR FRT.
The fneg instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fneg | None | 0 | None |
| fneg. | None | 1 | FX,FEX,VX,OX |

The two syntax forms of the fneg instruction never affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

## FRT Specifies target floating-point register for operation.

FRB Specifies source floating-point register for operation.

## Examples

1. The following code negates the contents of FPR 5 and places the result into FPR 6 :
\# Assume FPR 5 contains $0 \times 400 \mathrm{C} 000000000000$.
fneg 6,5
\# FPR 6 now contains $0 x C 00 C 000000000000$.
2. The following code negates the contents of FPR 4, places the result into FPR 6, and sets Condition Register Field 1 to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000
```

fneg. 6,4
\# FPR 6 now contains $0 x 4053400000000000$.
\# CR now contains $0 x 00000000$.

## Related Information

Eloating-Point Processorl.
Eloating-Point Move_Instructions.
Interpreting the Contents of a Floating-Point Register

## fnmadd or fnma (Floating Negative Multiply-Add) Instruction

## Purpose

Multiplies two floating-point operands, adds the result to one floating-point operand, and places the negative of the result in a floating-point register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 31 |
| 31 | Rc |

PowerPC
fnmadd ERT ERA ERC, ERA
fnmadd. EFRT, ERA, ERC, ERB

POWER family
fnma ERT, ERA, ERC, ERB
fnma. ERD, ERA, ERQ, ERB

| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 31 |
| 31 | Rc |

```
PowerPC
fnmadds FFRT, FRA, FRC, FRB
fnmadds.
FRH, FRA, FRA, FRB
```


## Description

The fnmadd and fnma instructions multiply the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64,bit, double-precision floating-point operand in FPR FRC, and add the 64-bit, double-precision floating-point operand in FPR FRB to the result of the multiplication.

The fnmadds instruction multiplies the 32-bit, single-precision floating-point operand in FPR FRA by the 32-bit, single-precision floating-point operand in FPR FRC, and adds the 32-bit, single-precision floating-point operand in FPR FRB to the result of the multiplication.

The result of the addition is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The fnmadd and fnma instructions are identical to the fmadd and fma (Floating Multiply- Add Single) instructions with the final result negated, but with the following exceptions:

- Quiet NaNs (QNaNs) propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of 0.
- Signaling NaNs (SNaNs) that are converted to QNaNs as the result of a disabled Invalid Operation Exception have no effect on their "sign" bit.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fnmadd, fnmadds, and fnma instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fnmadd | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnmadd. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fnmadds | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnmadds. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fnma | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnma. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |

All syntax forms of the fnmadd, fnmadds, and fnma instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1 , the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: Rounding occurs before the result of the addition is negated. Depending on RN, an inexact value may result.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register for operation.
FRB Specifies source floating-point register for operation.
FRC Specifies source floating-point register for operation.

## Examples

1. The following code multiplies the contents of FPR 4 and FPR 5, adds the result to the contents of FPR 7, stores the negated result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
# Assume FPSCR = 0.
fnmadd 6,4,5,7
# FPR 6 now contains 0x4070 D7FF FFFF F6CB.
# FPSCR now contains 0x8206 4000.
```

2. The following code multiplies the contents of FPR 4 and FPR 5, adds the result to the contents of FPR 7, stores the negated result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
\# Assume FPR 4 contains 0xC053 400000000000.
\# Assume FPR 5 contains $0 x 400 \mathrm{C} 000000000000$.
\# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
\# Assume FPSCR $=0$ and $C R=0$.
fnmadd. 6,4,5,7
\# FPR 6 now contains $0 x 4070$ D7FF FFFF F6CB.
\# FPSCR now contains $0 \times 82064000$.
\# CR now contains 0x0800 0000.

## Related Information

Eloating-Point Processor.
Interpreting the Contents of a Floating-Point Register .

## fnmsub or fnms (Floating Negative Multiply-Subtract) Instruction

## Purpose

Multiplies two floating-point operands, subtracts one floating-point operand from the result, and places the negative of the result in a floating-point register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 30 |
| 31 | Rc |

## PowerPC

| fnmsub |  |
| :---: | :---: |
|  | ERT, ERA, ERA ER |

POWER family

| fnms | ERT, ERA, ERA, ERB |
| :---: | :---: |
|  | ERT, ERA, ERA, ERB |


| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT Value |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ |  |
| 30 | Rc |

## PowerPC

|  | ERT, ERA, ERC, ERA |
| :---: | :---: |
| fnmsub | ERT, ERA, ERS, |

## Description

The fnms and fnmsub instructions multiply the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRA by the 64,-bit double-precision floating-point operand in FPR FRC, subtract the 64-bit, double-precision floating-point operand in FPR FRB from the result of the multiplication, and place the negated result in the target FPR FRT.

The fnmsubs instruction multiplies the 32-bit, single-precision floating-point operand in FPR FRA by the 32-bit, single-precision floating-point operand in FPR FRC, subtracts the 32-bit, single-precision floating-point operand in FPR FRB from the result of the multiplication, and places the negated result in the target FPR FRT.

The subtraction result is rounded under control of the Floating-Point Rounding Control Field RN of the Floating-Point Status and Control Register.

Note: If an operand is a denormalized number, then it is prenormalized before the operation is begun.

The fnms and fnmsub instructions are identical to the fmsub and fms (Floating Multiply-Subtract Single) instructions with the final result negated, but with the following exceptions:

- Quiet NaNs (QNaNs) propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of zero.
- Signaling NaNs (SNaNs) that are converted to QNaNs as the result of a disabled Invalid Operation Exception have no effect on their "sign" bit.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fnmsub, fnmsubs, and fnms instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit <br> (Rc) | Condition Register Field <br> $\mathbf{1}$ |
| :--- | :--- | :--- | :--- |
| fnmsub | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnmsub. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fnmsubs | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnmsubs. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |
| fnms | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 0 | None |
| fnms. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN,VXISI,VXIMZ | 1 | FX,FEX,VX,OX |

All syntax forms of the fnmsub, fnmsubs, and fnms instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: Rounding occurs before the result of the addition is negated. Depending on RN, an inexact value may result.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies first source floating-point register for operation.
FRB Specifies second source floating-point register for operation.
FRC Specifies third source floating-point register for operation.

## Examples

1. The following code multiplies the contents of FPR 4 and FPR 5, subtracts the contents of FPR 7 from the result, stores the negated result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
# Assume FPSCR = 0.
fnmsub 6,4,5,7
# FPR 6 now contains 0x4070 D800 0000 0935.
# FPSCR now contains 0x8202 4000.
```

2. The following code multiplies the contents of FPR 4 and FPR 5, subtracts the contents of FPR 7 from the result, stores the negated result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPR 7 contains 0x3DE2 6AB4 B33c 110A.
# Assume FPSCR = 0 and CR = 0.
fnmsub. 6,4,5,7
# FPR 6 now contains 0x4070 D800 0000 0935.
# FPSCR now contains 0x8202 4000.
# CR now contains 0x0800 0000.
```


## Related Information

Eloating-Point Processor.
Interpreting_the_Contents_of_a_Floating-Point Register .

## fres (Floating Reciprocal Estimate Single) Instruction

## Purpose

Calculates a single-precision estimate of the reciprocal of a floating-point operand.
Note: The fres instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 603 RISC Microprocessor, and PowerPC 604 RISC Microprocessor, but not supported on the PowerPC 601 RISC Microprocessor.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT Value |
| $11-15$ | $/ / /$ |
| $16-20$ | FRB |
| $21-25$ | $/ / /$ |
| $26-30$ | 24 |
| 31 | Rc |

## PowerPC

| fres | $F R Z, ~$ |
| :--- | :--- |
| fres. | $F R B$ |
| FRH |  |

## Description

The fres instruction calculates a single-precision estimate of the reciprocal of the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRB and places the result in FPR FRT.

The estimate placed into register $F R T$ is correct to a precision of one part in 256 of the reciprocal of $F R B$. The value placed into FRT may vary between implementations, and between different executions on the same implementation.

The following table summarizes special conditions:

| Special Conditions |  |  |
| :--- | :--- | :--- |
| Operand | Result | Exception |
| Negative Infinity | Negative 0 | None |
| Negative 0 | Negative Infinity $^{1}$ | ZX |
| Positive 0 | Positive Infinity ${ }^{1}$ | ZX |
| Positive Infinity | Positive 0 $^{2}$ | None |
| SNaN | QNaN $^{2}$ | VXSNAN |
| QNaN | QNaN | None |

1No result if FPSCRZE $=1$.
2No result if FPSCRVE $=1$.

FPSCRFPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCRVE = 1 and Zero Divide Exceptions when FPSCRZE $=1$.

The fres instruction has two syntax forms. Both syntax forms always affect the FPSCR register. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fres | C,FL,FG,FE,FU,FR,FI,FX,OX, UX,ZX,VXSNAN | 0 | None |
| fres. | C,FL,FG,FE,FU,FR,FI,FX,OX, UX,ZX,VXSNAN | 1 | FX,FEX,VX,OX |

The fres. syntax form sets the Record (Rc) bit to 1; and the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1 (CR1). The fres syntax form sets the Record (Rc) bit to 0 and does not affect Condition Register Field 1 (CR1).

## Parameters

FRT Specifies target floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Related Information

Eloating-Point Processor.
Floating-Point Arithmetic Instructions.
Interpreting the Contents of a Floating-Point Registed.

## frsp (Floating Round to Single Precision) Instruction

## Purpose

Rounds a 64-bit, double precision floating-point operand to single precision and places the result in a floating-point register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / /$ |
| $16-20$ | FRB |
| $21-30$ | 12 |
| 31 | Rc |


| frs | ERA, ERA |
| :---: | :---: |
|  | ERT, ERA |

## Description

The frsp instruction rounds the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRB to single precision, using the rounding mode specified by the Floating Rounding Control field of the Floating-Point Status and Control Register, and places the result in the target FPR FRT.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation (SNaN), when Floating-Point Status and Control Register Floating-Point Invalid Operation Exception Enable bit is 1.

The frsp instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| frsp | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN | 0 | None |
| frsp. | C,FL,FG,FE,FU,FR,FI,OX,UX, XX,VXSNAN | 1 | FX,FEX,VX,OX |

The two syntax forms of the frsp instruction always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Notes:

1. The frsp instruction uses the target register of a previous floating-point arithmetic operation as its source register (FRB). The frsp instruction is said to be dependent on the preceding floating-point arithmetic operation when it uses this register for source.
2. Less than two nondependent floating-point arithmetic operations occur between the frsp instruction and the operation on which it is dependent.
3. The magnitude of the double-precision result of the arithmetic operation is less than $2^{* *} 128$ before rounding.
4. The magnitude of the double-precision result after rounding is exactly $2^{* *} 128$.

## Error Result

If the error occurs, the magnitude of the result placed in the target register $F R T$ is $2^{* *} 128$ :

```
X'47F0000000000000' or X'C7F0000000000000'
```

This is not a valid single-precision value. The settings of the Floating-Point Status and Control Register and the Condition Register will be the same as if the result does not overflow.

## Avoiding Errors

If the above error will cause significant problems in an application, either of the following two methods can be used to avoid the error.

1. Place two nondependent floating-point operations between a floating-point arithmetic operation and the dependent frsp instruction. The target registers for these nondependent floating-point operations should not be the same register that the frsp instruction uses as source register FRB.
2. Insert two frsp operations when the frsp instruction may be dependent on an arithmetic operation that precedes it by less than three floating-point instructions.

Either solution will degrade performance by an amount dependent on the particular application.

## Parameters

FRT Specifies target floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Examples

1. The following code rounds the contents of FPR 4 to single precision, places the result in a FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPSCR = 0.
frsp 6,4
# FPR 6 now contains 0xC053 4000 0000 0000.
# FPSCR now contains 0x0000 8000.
```

2. The following code rounds the contents of FPR 4 to single precision, places the result in a FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
\# Assume CR contains 0x0000 0000.
\# Assume FPR 4 contains 0xFFFF FFFF FFFF FFFF.
\# Assume FPSCR = 0 .
frsp. 6,4
\# FPR 6 now contains 0xFFFF FFFF E000 0000.
\# FPSCR now contains 0x0001 1000.
\# CR now contains $0 \times 00000000$.

## Related Information

Eloating-Point Processor .
Interpreting the Contents of a Floating-Point Register .
Eloating-Point Arithmetic Instructions.

## frsqrte (Floating Reciprocal Square Root Estimate) Instruction

## Purpose

Calculates a double-precision estimated value of the reciprocal of the square root of a floating-point operand.

Note: The frsqrte instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 603 RISC Microprocessor and the PowerPC 604 RISC Microprocessor, but not supported on the PowerPC 601 RISC Microprocessor.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / I$ |
| $16-20$ | FRB |
| $21-25$ | $/ / I$ |
| $26-30$ | 26 |
| 31 | Rc |

PowerPC
frsqre
frsqrte.

## Description

The frsqrte instruction computes a double-precision estimate of the reciprocal of the square root of the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRB and places the result in FPR FRT.

The estimate placed into register FRT is correct to a precision of one part in 32 of the reciprocal of the square root of $F R B$. The value placed in $F R T$ may vary between implementations and between different executions on the same implementation.

The following table summarizes special conditions:

| Special Conditions |  |  |
| :--- | :--- | :--- |
| Operand | Result | Exception |
| Negative Infinity | QNaN $^{1}$ | VXSQRT |
| Less Than 0 | QNaN $^{1}$ | VXSQRT |
| Negative 0 | Negative Infinity $^{2}$ | ZX |
| Positive 0 | Positive Infinity $^{2}$ | ZX |
| Positive Infinity | Positive 0 | None |
| SNaN | QNaN $^{1}$ | VXSNAN |
| QNaN | QNaN | None |

1No result if FPSCRVE $=1$.
2 No result if FPSCRZE $=1$.
FPSCRFPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCRVE $=1$ and Zero Divide Exceptions when FPSCRZE $=1$.

The frsqrte instruction has two syntax forms. Both syntax forms always affect the FPSCR. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| frsqrte | C,FL,FG,FE,FU,FR,FI,FX,ZX, VXSNAN,VXSQRT | 0 | None |
| frsqrte. | C,FL,FG,FE,FU,FR,FI,FX,ZX, VXSNAN,VXSQRT | 1 | FX,FEX,VX,OX |

The frstrte. syntax form sets the Record (Rc) bit to 1; and the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1 (CR1). The frstrte syntax form sets the Record (Rc) bit to 0; and the instruction does not affect Condition Register Field 1 (CR1).

## Parameters

[^1]
## Related Information

## Floating-Point Processor

Eloating-Point_Arithmetic_Instructions.
Interpreting_the_Contents_of_a_Floating-Point_Register.

## fsel (Floating-Point Select) Instruction

## Purpose

Puts either of two floating-point operands into the target register based on the results of comparing another floating-point operand with zero.

Note: The fsel instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 603 RISC Microprocessor and the PowerPC 604 RISC Microprocessor, but not supported on the PowerPC 601 RISC Microprocessor.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | FRC |
| $26-30$ | 23 |
| 31 | Rc |

## PowerPC



## Description

The double-precision floating-point operand in floating-point register (FPR) $F R A$ is compared with the value zero. If the value in $F R A$ is greater than or equal to zero, floating point register $F R T$ is set to the contents of floating-point register FRC. If the value in FRA is less than zero or is a NaN, floating point register FRT is set to the contents of floating-point register FRB. The comparison ignores the sign of zero; both +0 and -0 are equal to zero.

The fesl instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | FPSCR bits | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fsel | None | 0 | None |
| fsel. | None | 1 | FX, FEX, VX, OX |

The two syntax forms of the fsel instruction never affect the Floating-Point Status and Control Register fields. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception
(FX), Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies floating-point register with value to be compared with zero.
FRB Specifies source floating-point register containing the value to be used if $F R A$ is less than zero or is a NaN .
$F R C$ Specifies source floating-point register containing the value to be used if $F R A$ is greater than or equal to zero.

## Related Information

Eloating-Point Processor.
Unterpreting the Contents of a Floating-Point Register.

## fsqrt (Floating Square Root, Double-Precision) Instruction

## Purpose

Calculate the square root of the contents of a floating- point register, placing the result in a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | D Value |
| $11-15$ | 00000 |
| $16-20$ | B |
| $21-25$ | 00000 |
| $26-30$ | 22 |
| 31 | Rc |

## PowerPC

| fsqrt | FRT, FRR ( $\mathrm{Rc}=0$ ) |
| :---: | :---: |
| fsqrt. | FRAI ERR ( $\mathrm{Rc}=1$ ) |

## Description

The square root of the operand in floating-point register (FPR) FRB is placed into register FPR FRT.
If the most-significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into register FPR FRT.

Operation with various special values of the operand is summarized below.

| Operand | Result | Exception |
| :--- | :--- | :--- |
| - infinity | QNaN $^{*}$ | VXSQRT |
| $<0$ | QNaN $^{\star}$ | VXSQRT |
| -0 | -0 | None |


| Operand | Result | Exception |
| :--- | :--- | :--- |
| + infinity | + infinity | None |
| SNaN | QNaN* $^{*}$ | VXSNAN |
| QNaN | QNaN | None |

Notes: * No result if FPSCR[VE] = 1

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 .

The fsqrt instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fsqrt | FPRF,FR,FI,FX,XX,VXSNAN,VXSQRT | 0 | None |
| fsqrt. | FPRF,FR,FI,FX,XX,VXSNAN,VXSQRT | 1 | FX,FEX,VX,OX |

## Parameters

FRT Specifies the target floating-point register for the operation.
FRB Specifies the source floating-point register for the operation.

## Implementation

This instruction is optionally defined for PowerPC implementations. Using it on an implementation that does not support this instruction will cause the system illegal instruction error handler to be invoked.

This instruction is an optional instruction of the PowerPC architecture and may not be implemented in all machines.

## fsqrts (Floating Square Root Single) Instruction

## Purpose

Calculate the single-precision square root of the contents of a floating-point register, placing the result in a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | D Value |
| $11-15$ | 00000 |
| $16-20$ | B |
| $21-25$ | 00000 |
| $26-30$ | 22 |
| 31 | Rc |

## PowerPC

fsqrts $\quad E R Z, E R B(R c=0)$

## PowerPC

fsqrts. $\quad E R Z, E R B(R c=1)$

## Description

The square root of the floating-point operand in floating-point register (FPR) FRB is placed into register FPR FRT.

If the most-significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into register FPR FRT.

Operation with various special values of the operand is summarized below.

| Operand | Result | Exception |
| :--- | :--- | :--- |
| - infinity | QNaN $^{*}$ | VXSQRT |
| $<0$ | QNaN $^{*}$ | VXSQRT |
| -0 | -0 | None |
| + infinity | + infinity | None |
| SNaN | $\mathrm{QNaN}^{*}$ | VXSNAN |
| QNaN | QNaN | None |

Notes: * No result if FPSCR[VE] = 1
FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE] = 1 .

The fsqrts instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fsqrts | FPRF,FR,FI,FX,XX,VXSNAN,VXSQRT | 0 | None |
| fsqrts. | FPRF,FR,FI,FX,XX,VXSNAN,VXSQRT | 1 | FX,FEX,VX,OX |

## Parameters

FRT Specifies the target floating-point register for the operation.
FRB Specifies the source floating-point register for the operation.

## Implementation

This instruction is optionally defined for PowerPC implementations. Using it on an implementation that does not support this instruction will cause the system illegal instruction error handler to be invoked.

This instruction is an optional instruction of the PowerPC architecture and may not be implemented in all machines.

## fsub or fs (Floating Subtract) Instruction

## Purpose

Subtracts one floating-point operand from another and places the result in a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / I$ |
| $26-30$ | 20 |
| 31 | Rc |

## PowerPC

| fsub | $E R A, E R A, E R B$ |
| :--- | :--- |
| fsub. | $E R A, E R A, E R B$ |

PowerPC

| fs | $F R A, E R A$, |
| :--- | :--- |
| fs. | $F R B$ |
| $F R A, E R A$, | $F R B$ |


| Bits |  |
| :--- | :--- |
| $0-5$ | 59 |
| $6-10$ | FRT |
| $11-15$ | FRA |
| $16-20$ | FRB |
| $21-25$ | $/ / /$ |
| $26-30$ | 20 |
| 31 | Rc |

## PowerPC

| fsubs |  |
| :--- | :--- |
| fsubs. | $F R A, E R A$, |
| $F R B A$ |  |
| $F R A$ | $F R B$ |

## Description

The fsub and fs instructions subtract the 64-bit, double-precision floating-point operand in floating-point register (FPR) FRB from the 64-bit, double-precision floating-point operand in FPR FRA.

The fsubs instruction subtracts the 32-bit single-precision floating-point operand in FPR FRB from the 32-bit single-precision floating-point operand in FPR FRA.

The result is rounded under control of the Floating-Point Rounding Control Field $R N$ of the Floating-Point Status and Control Register and is placed in the target FPR FRT.

The execution of the fsub instruction is identical to that of fadd, except that the contents of FPR FRB participate in the operation with bit 0 inverted.

The execution of the fs instruction is identical to that of fa, except that the contents of FPR FRB participate in the operation with bit 0 inverted.

The Floating-Point Result Flags Field of the Floating-Point Status and Control Register is set to the class and sign of the result, except for Invalid Operation Exceptions, when the Floating-Point Invalid Operation Exception Enable bit is 1.

The fsub, fsubs, and fs instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | Floating-Point Status and Control Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| fsub | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fsub. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FX,FEX,VX,OX |
| fsubs | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fsubs. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FX,FEX,VX,OX |
| fs | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 0 | None |
| fs. | C,FL,FG,FE,FU,FR,FI,OX,UX, <br> XX,VXSNAN,VXISI | 1 | FEX,VX,OX |

All syntax forms of the fsub, fsubs, and fs instructions always affect the Floating-Point Status and Control Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating-Point Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register for operation.
FRA Specifies source floating-point register for operation.
FRB Specifies source floating-point register for operation.

## Examples

1. The following code subtracts the contents of FPR 5 from the contents of FPR 4, places the result in FPR 6, and sets the Floating-Point Status and Control Register to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPSCR = 0.
fsub 6,4,5
# FPR 6 now contains 0xC054 2000 0000 0000.
# FPSCR now contains 0x0000 8000.
```

2. The following code subtracts the contents of FPR 5 from the contents of FPR 4, places the result in FPR 6, and sets the Floating-Point Status and Control Register and Condition Register Field 1 to reflect the result of the operation:
```
# Assume FPR 4 contains 0xC053 4000 0000 0000.
# Assume FPR 5 contains 0x400C 0000 0000 0000.
# Assume FPSCR = 0 and CR = 0.
fsub. 6,5,4
# FPR 6 now contains 0x4054 2000 0000 0000.
# FPSCR now contains 0x0000 4000.
# CR now contains 0x0000 0000.
```


## Related Information

Eloating-Point Processor .
Eloating-Point_Arithmetic_Instructions.
Interpreting_the_Contents_of_a_Floating-Point_Registed.

## icbi (Instruction Cache Block Invalidate) Instruction

## Purpose

Invalidates a block containing the byte addressed in the instruction cache, causing subsequent references to retrieve the block from main memory.

Note: The icbi instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $/ / /$ |
| $11-15$ | RA Value |
| $16-20$ | RB |
| $21-30$ | 982 |
| 31 | $/$ |

## PowerPC

icbi $\quad R A, R$

## Description

The icbi instruction invalidates a block containing the byte addressed in the instruction cache. If $R A$ is not 0 , the icbi instruction calculates an effective address (EA) by adding the contents of general-purpose register (GPR) RA to the contents of GPR RB.

Consider the following when using the icbi instruction:

- If the Data Relocate (DR) bit of the Machine State Register (MSR) is 0 , the effective address is treated as a real address.
- If the MSR DR bit is 1 , the effective address is treated as a virtual address. The MSR Relocate (IR) bit is ignored in this case.
- If a block containing the byte addressed by the EA is in the instruction cache, the block is made unusable so the next reference to the block is taken from main memory.

The icbi instruction has one syntax form and does not affect Condition Register Field 0 or the Fixed-Point Exception Register.

## Parameters

$R A \quad$ Specifies source general-purpose register for the EA calculation.
$R B \quad$ Specifies source general-purpose register for the EA calculation.

## Examples

The following code ensures that modified instructions are available for execution:
\# Assume GPR 3 contains a modified instruction.
\# Assume GPR 4 contains the address of the memory location
\# where the modified instruction will be stored.

| stw | $3,0(4)$ | \# Store the modified instruction. |
| :--- | :--- | :--- |
| dcbf | 0,4 | \# Copy the modified instruction to |
|  | \# main memory. |  |
| sync |  | \# Ensure update is in main memory. |
| icbi | 0,4 | \# Invalidate block with old instruction. |
| isync |  | \# Discard prefetched instructions. |
| b | newcode | \# Go execute the new code. |

## Related Information

The clas (Cache Line Compute Size) instruction, clif (Cache Line Flush) instruction, clli (Cache Line Invalidate) instruction, dacbf (Data Cache Block Flush) instruction, dcbil (Data Cache Block Invalidate) instruction, debstl (Data Cache Block Store) instruction, debt (Data Cache Block Touch) instruction, dcbtst (Data Cache Block Touch for Store) instruction, dcbz or dclz (Data Cache Block Set to Zero) instruction, dclst (Data Cache Line Store) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

## Processing_and Storage

## isync or ics (Instruction Synchronize) Instruction

## Purpose

Refetches any instructions that might have been fetched prior to this instruction.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-10$ | $/ / /$ |
| $11-15$ | $/ / /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 150 |
| 31 | $/$ |

## PowerPC

## isync

```
POWER family
```

ics

## Description

The isync and ics instructions cause the processor to refetch any instructions that might have been fetched prior to the isync or ics instruction.

The PowerPC instruction isync causes the processor to wait for all previous instructions to complete. Then any instructions already fetched are discarded and instruction processing continues in the environment established by the previous instructions.

The POWER family instruction ics causes the processor to wait for any previous dcs instructions to complete. Then any instructions already fetched are discarded and instruction processing continues under the conditions established by the content of the Machine State Register.

The isync and ics instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

## Examples

The following code refetches instructions before continuing:
\# Assume GPR 5 holds name.
\# Assume GPR 3 holds 0x0.
name: dcbf 3,5
isync

## Related Information

The clas (Cache Line Compute Size) instruction, clff (Cache Line Flush) instruction, clil (Cache Line Invalidate) instruction, dcbff (Data Cache Block Flush) instruction, dabil (Data Cache Block Invalidate) instruction, dcbst (Data Cache Block Store) instruction, dcbt (Data Cache Block Touch) instruction, dcbtst (Data Cache Block Touch for Store) instruction, debz or dclz (Data Cache Line Set to Zero) instruction, dclst (Data Cache Line Store) instruction, icbil (Instruction Cache Block Invalidate) instruction, synd (Synchronize) or dcs (Data Cache Synchronize) instruction.

Processing_and Storage
Eunctional Differences for POWER family and PowerPC Instructions.

## lbz (Load Byte and Zero) Instruction

## Purpose

Loads a byte of data from a specified location in memory into a general-purpose register and sets the remaining 24 bits to 0 .

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 34 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

lbz $\quad \square \pi, ~ D(B A)$

## Description

The lbz instruction loads a byte in storage addressed by the effective address (EA) into bits 24-31 of the target general-purpose register (GPR) $R T$ and sets bits $0-23$ of GPR $R T$ to 0 .

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If $R A$ is 0 , then the EA is $D$.

The lbz instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a byte of data from a specified location in memory into GPR 6 and sets the remaining 24 bits to 0 :
.csect data[rw]
storage: .byte 'a
\# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1bz 6,storage(5)
\# GPR 6 now contains 0x0000 0061.

## Related Information

## Eixed-Point-Processor .

Fixed-Point Load and Store-Instructions.

## Ibzu (Load Byte and Zero with Update) Instruction

## Purpose

Loads a byte of data from a specified location in memory into a general-purpose register, sets the remaining 24 bits to 0 , and possibly places the address in a second general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 35 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

Ibzu $\quad \mathbb{R}, \underline{\square}(\mathbb{B A})$

## Description

The lbzu instruction loads a byte in storage addressed by the effective address (EA) into bits 24-31 of the target general-purpose register (GPR) $R T$ and sets bits $0-23$ of GPR $R T$ to 0 .

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16-bit signed two's complement integer sign extended to 32 bits. If $R A$ is 0 , then the EA is $D$.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is stored in GPR RA.

The Ibzu instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads a byte of data from a specified location in memory into GPR 6, sets the remaining 24 bits to 0 , and places the address in GPR 5:
.csect data[rw]
storage: .byte 0x61
\# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1bzu 6,storage (5)
\# GPR 6 now contains $0 x 00000061$.
\# GPR 5 now contains the storage address.

## Related Information

Eixed-Point Processor .
Fixed-Point Load and Store with Update Instructions.

## Ibzux (Load Byte and Zero with Update Indexed) Instruction

## Purpose

Loads a byte of data from a specified location in memory into a general-purpose register, setting the remaining 24 bits to 0 , and places the address in the a second general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 119 |
| 31 | $/$ |

## Ibzux

 Bl, $R A, ~$ Ba
## Description

The lbzux instruction loads a byte in storage addressed by the effective address (EA) into bits 24-31 of the target general-purpose register (GPR) $R T$ and sets bits $0-23$ of GPR $R T$ to 0 .

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If $R A$ is 0 , then the EA is the contents of RB.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is stored in GPR RA.

The Ibzux instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation and possible address update.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the value located at storage into GPR 6 and loads the address of storage into GPR 5:

```
storage: .byte 0x40
```

\# Assume GPR 5 contains $0 x 00000000$.
\# Assume GPR 4 is the storage address.
1bzux 6,5,4
\# GPR 6 now contains $0 x 00000040$.
\# GPR 5 now contains the storage address.

## Related Information

## Eixed-Point-Processor .

## Fixed-Point Load and Store with Update Instructions.

## Ibzx (Load Byte and Zero Indexed) Instruction

## Purpose

Loads a byte of data from a specified location in memory into a general-purpose register and sets the remaining 24 bits to 0 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 87 |
| 31 | $/$ |



## Description

The lbzx instruction loads a byte in storage addressed by the effective address (EA) into bits 24-31 of the target general-purpose register (GPR) $R T$ and sets bits $0-23$ of GPR $R T$ to 0 .

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR $R B$. If $R A$ is 0 , then the EA is $D$.

The Ibzx instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the value located at storage into GPR 6:

```
storage: .byte 0x61
```

\# Assume GPR 5 contains $0 x 00000000$.
\# Assume GPR 4 is the storage address.
1bzx 6,5,4
\# GPR 6 now contains $0 x 00000061$.

## Related Information

Fixed-Point Processor.

Fixed-Point_Load and Store_Instructions.

## Id (Load Double Word) Instruction

## Purpose

Load a double-word of data into the specified general purpose register.
This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 58 |
| $6-10$ | D |
| $11-15$ | A |
| $16-29$ | ds |
| $30-31$ | 00 |

## PowerPC64

## Id

BII, $D(R A)$

## Description

The Id instruction loads a double-word in storage from a specified location in memory addressed by the effective address (EA) into the target general-purpose register (GPR) RT.

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and $D$, a 16 -bit, signed two's complement integer, fullword-aligned, sign-extended to 64 bits. If GPR $R A$ is 0 , then the EA is $D$.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a double-word from memory into GPR 4:

```
.extern mydata[RW]
.csect foodata[rw]
.local foodata[rw]
storage: .llong mydata # address of mydata
.csect text[PR]
1d 4,storage(5) # GPR 5 now contains the address of mydata.
```


## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

## Related Information

Fixed-Point-Processor.
Fixed-Point Load and Store Instructions.

## Idarx (Store Double Word Reserve Indexed) Instruction

## Purpose

This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | Dalue |
| $11-15$ | A |
| $16-20$ | $B$ |
| $21-30$ | 84 |
| 31 | 0 |

## PowerPC64

Idarx四

## Description

This instruction creates a reservation for use by a Store Double Word Conditional Indexed (stdcx.) instruction. An address computed from the EA is associated with the reservation, and replaces any address previously associated with the reservation. EA must be a multiple of eight. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

## Parameters

$r D \quad$ Specifies source general-purpose register of stored data.
rA Specifies source general-purpose register for EA calculation.
$r B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

## Related Information

## Idu (Store Double Word with Update) Instruction

## Purpose

Load a double-word of data into the specified general purpose register, updating the address base.
This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 58 |
| $6-10$ | D Value |
| $11-15$ | A |
| $16-29$ | ds |
| $30-31$ | 01 |

## PowerPC64

Idu
$\square \pi, D(B A)$

## Description

The Idu instruction loads a double-word in storage from a specified location in memory addressed by the effective address (EA) into the target general-purpose register (GPR) RT.

If GPR RA is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16 -bit, signed two's complement integer, fullword-aligned, sign-extended to 64 bits.

If $R A=0$ or $R A=R T$, the instruction form is invalid.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the first of 4 double-words from memory into GPR 4, incrementing GPR 5 to point to the next double-word in memory:

```
.csect foodata[rw]
```

storage: .llong 5,6,7,12 \# Successive double-words.
.csect text[PR]
1du 4,storage(5) \# GPR 4 now contains the first double-word of
\# foodata; GRP 5 points to the second double-word.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

## Related Information

Fixed-Point Processor .
Fixed-Point Load and Store with Update Instructions

## Idux (Store Double Word with Update Indexed) Instruction

## Purpose

Load a double-word of data from a specified memory location into a general purpose register. Update the address base.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | D |
| $11-15$ | A |
| $16-20$ | B |
| $21-30$ | 53 |
| 31 | 0 |

## PowerPC

## Idux RT, $\mathbb{R A}, ~ R B$

## Description

The effective address (EA) is calculated from the sum of general purpose register (GPR) RA and RB. A double-word of data is read from the memory location referenced by the EA and placed into GPR RT; GRP RA is updated with the EA.

If $r A=0$ or $r A=r D$, the instruction form is invalid.

## Parameters

RT Specifies source general-purpose register of stored data.
$R A \quad$ Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## Idx (Store Double Word Indexed) Instruction

## Purpose

Load a double-word from a specified memory location into a general purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | D |
| $11-15$ | A |
| $16-20$ | $B$ |
| $21-30$ | 21 |
| 31 | 0 |

## PowerPC

Idx BA, $R A, B B$

## Description

The Idx instruction loads a double-word from the specified memory location referenced by the effective address (EA) into the general-purpose register (GPR) RT.

If GRP $R A$ is not 0 , the EA is the sum of the contents of GRP $R A$ and $B$; otherwise, the EA is equal to the contents of $R B$.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## Ifd (Load Floating-Point Double) Instruction

## Purpose

Loads a doubleword of data from a specified location in memory into a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 50 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-31$ | D |



## Description

The Ifd instruction loads a doubleword in storage from a specified location in memory addressed by the effective address (EA) into the target floating-point register (FPR) FRT.

If general-purpose register (GPR) $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16 -bit, signed two's complement integer sign-extended to 32 bits. If GPR $R A$ is 0 , then the EA is $D$.

The Ifd instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies target general-purpose register where result of the operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for the EA calculation.
RA Specifies source general-purpose register for the EA calculation.

## Examples

The following code loads a doubleword from memory into FPR 6:
.csect data[rw]
storage: .double 0x1
\# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1 fd 6,storage(5)
\# FPR 6 now contains 0x3FF0 000000000000.

## Related Information

## Eloating-Point-Processor .

Floating-Point Load and Store_Instructions .

## Ifdu (Load Floating-Point Double with Update) Instruction

## Purpose

Loads a doubleword of data from a specified location in memory into a floating-point register and possibly places the specified address in a general-purpose register.

Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 51 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-31$ | D |

Ifdu
ERT, D (BA)

## Description

The Ifdu instruction loads a doubleword in storage from a specified location in memory addressed by the effective address (EA) into the target floating-point register (FPR) FRT.

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If $R A$ is 0 , then the effective address (EA) is $D$.

If $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the effective address is stored in GPR RA.

The Ifdu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies target general-purpose register where result of operation is stored.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads a doubleword from memory into FPR 6 and stores the address in GPR 5:
.csect data[rw]
storage: .double $0 \times 1$
\# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1 fdu 6,storage(5)
\# FPR 6 now contains $0 x 3$ FF0 000000000000.
\# GPR 5 now contains the storage address.

## Related Information

Eloating-Point Processor.
Eloating-Point Load and Store Instructions.

## Ifdux (Load Floating-Point Double with Update Indexed) Instruction

## Purpose

Loads a doubleword of data from a specified location in memory into a floating-point register and possibly places the specified address in a general-purpose register.

Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 631 |
| 31 | $/$ |

## Ifdux

FRA, $B A, ~ B B$

## Description

The Ifdux instruction loads a doubleword in storage from a specified location in memory addressed by the effective address (EA) into the target floating-point register (FPR) FRT.

If $R A$ is not 0 , the EA is the sum of the contents of general-purpose register (GPR) $R A$ and GPR $R B$. If $R A$ is 0 , then the EA is the contents of RB.

If $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is stored in GPR RA.

The Ifdux instruction has one syntax form and does not affect the Floating-Point Status and Control Register.

## Parameters

FRT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a doubleword from memory into FPR 6 and stores the address in GPR 5:
.csect data[rw]
storage: .double $0 \times 1$
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume GPR 4 contains the displacement of storage relative
\# to .csect data[rw].
.csect text[pr]
1 fdux 6,5,4
\# FPR 6 now contains $0 x 3 F F 0000000000000$.
\# GPR 5 now contains the storage address.

## Related Information

## Floating-Point Processor

Eloating-Point__oad_and_Store_Instructions .

## Ifdx (Load Floating-Point Double-Indexed) Instruction

## Purpose

Loads a doubleword of data from a specified location in memory into a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT Value |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 599 |
| 31 | $/$ |

Ifdx EEA, 迆, B

## Description

The Ifdx instruction loads a doubleword in storage from a specified location in memory addressed by the effective address (EA) into the target floating-point register (FPR) FRT.

If $R A$ is not 0 , the EA is the sum of the contents of general-purpose register (GPR) $R A$ and GPR $R B$. If $R A$ is 0 , then the EA is the contents of GPR $R B$.

The Ifdx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies target floating-point register where data is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a doubleword from memory into FPR 6:
storage: .double 0x1
\# Assume GPR 4 contains the storage address.
1 fdx 6,0,4
\# FPR 6 now contains 0x3FF0 000000000000.

## Related Information

## Eloating-Point Processor

Floating-Point _ _oad_and Store_Instructions .

## Ifq (Load Floating-Point Quad) Instruction

## Purpose

Loads two double-precision values into floating-point registers.
Note: The Ifq instruction is supported only in the POWER2 implementation of the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 56 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-29$ | DS |
| $30-31$ | 00 |

## POWER2

Ifq
ERT, $D(\mathbb{B A})$

## Description

The Ifq instruction loads the two doublewords from the location in memory specified by the effective address (EA) into two floating-point registers (FPR).
$D S$ is sign-extended to 30 bits and concatenated on the right with b'00' to form the offset value. If general-purpose register (GPR) $R A$ is 0 , the offset value is the EA. If GPR $R A$ is not 0 , the offset value is added to GPR $R A$ to generate the EA. The doubleword at the EA is loaded into FPR FRT. If $F R T$ is 31, the doubleword at EA+8 is loaded into FPR 0; otherwise, it is loaded into $F R T+1$.

The Ifq instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies the first of two target floating-point registers.
DS Specifies a 14-bit field used as an immediate value for the EA calculation.
$R A \quad$ Specifies one source general-purpose register for the EA calculation.

## Examples

The following code copies two double-precision floating-point values from one place in memory to a second place in memory:

[^2]| 1 fq | $7,0(3)$ | \# Load first two values into FPRs 7 and <br>  <br> \#tfq |
| :--- | :--- | :--- |
|  | $7,0(4)$ | \# Store the two doublewords at the new <br> \# location. |

## Related Information

Eloating-Point Processor
Eloating-Point لoad_and_Store_Instructions .

## Ifqu (Load Floating-Point Quad with Update) Instruction

## Purpose

Loads two double-precision values into floating-point registers and updates the address base.
Note: The Ifqu instruction is supported only in the POWER2 implementation of the POWER family architecture.

## Syntax

| Bits | Nalue |
| :--- | :--- |
| $0-5$ | 57 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-29$ | DS |
| $30-31$ | 00 |

POWER2
Ifqu $E R T, D S(B A)$

## Description

The Ifqu instruction loads the two doublewords from the location in memory specified by the effective address (EA) into two floating-point registers (FPR).
$D S$ is sign-extended to 30 bits and concatenated on the right with b' 00 ' to form the offset value. If general-purpose register GPR $R A$ is 0 , the offset value is the EA. If GPR $R A$ is not 0 , the offset value is added to GPR $R A$ to generate the EA. The doubleword at the EA is loaded into FPR FRT. If $F R T$ is 31, the doubleword at EA+8 is loaded into FPR 0 ; otherwise, it is loaded into $F R T+1$.

If GPR $R A$ is not 0 , the EA is placed into GPR $R A$.
The Ifqu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies the first of two target floating-point register.
DS Specifies a 14-bit field used as an immediate value for the EA calculation.
$R A \quad$ Specifies one source general-purpose register for EA calculation and the target register for the EA update.

## Examples

The following code calculates the sum of six double-precision floating-point values that are located in consecutive doublewords in memory:

| \# Assume GPR 3 contains the address of the first |  |  |
| :---: | :---: | :---: |
| \# floating-point value. |  |  |
| \# Assume GPR 4 contains the address of the target location. |  |  |
| 1 fq | 7,0(3) | \# Load first two values into FPRs 7 and \# 8. |
| 1 fqu | 9,16(3) | \# Load next two values into FPRs 9 and 10 <br> \# and update base address in GPR 3. |
| fadd | 6,7,8 | \# Add first two values. |
| 1 fq | 7,16(3) | \# Load next two values into FPRs 7 and 8. |
| fadd | 6,6,9 | \# Add third value. |
| fadd | 6,6,10 | \# Add fourth value. |
| fadd | 6,6,7 | \# Add fifth value. |
| fadd | 6,6,8 | \# Add sixth value. |
| stfqx | 7,0,4 | \# Store the two doublewords at the new \# location. |

## Related Information

Eloating-Point Processor .
Eloating-Point _ oad_ and Store_Instructions .

## Ifqux (Load Floating-Point Quad with Update Indexed) Instruction

## Purpose

Loads two double-precision values into floating-point registers and updates the address base.
Note: The Ifqux instruction is supported only in the POWER2 implementation of the POWER family architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT Valuel |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 823 |
| 31 | Rc |

## POWER2

Ifqux ERT, BA, BB

## Description

The Ifqux instruction loads the two doublewords from the location in memory specified by the effective address (EA) into two floating-point registers (FPR).

If general-purpose register (GPR) $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR $R B$. If GPR $R A$ is 0 , the EA is the contents of GPR RB. The doubleword at the EA is loaded into FPR FRT. If $F R T$ is 31 , the doubleword at EA+8 is loaded into FPR 0; otherwise, it is loaded into $F R T+1$.

If GPR $R A$ is not 0 , the EA is placed into GPR $R A$.

The Ifqux instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies the first of two target floating-point registers.
$R A \quad$ Specifies the first source general-purpose register for the EA calculation and the target register for the EA update.
$R B \quad$ Specifies the second source general-purpose register for the EA calculation.

## Examples

The following code calculates the sum of three double-precision, floating-point, two-dimensional coordinates:

```
# Assume the two-dimensional coordinates are contained
# in a linked list with elements of the form:
# list_element:
# .double # Floating-point value of X.
# .double # Floating-point value of Y.
# .next_elem # Offset to next element;
# # from X(n) to X(n+1).
# Assume GPR 3 contains the address of the first list element.
# Assume GPR 4 contains the address where the resultant sums
# will be stored.
1fq 7,0(3) # Get first pair of X_Y values.
1wz 5,16(3) # Get the offset to sēcond element.
1fqux 9,3,5 # Get second pair of X_Y values.
lwz 5,16(3) # Get the offset to thi
fadd 7,7,9 # Add first two X values.
fadd 8,8,10 # Add first two Y values.
1fqux 9,3,5 # Get third pair of X_Y values.
fadd 7,7,9 # Add third X value to sum.
fadd 8,8,10 # Add third Y value to sum.
stfq 7,0,4 # Store the two doubleword results.
```


## Related Information

Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

## Ifqx (Load Floating-Point Quad Indexed) Instruction

## Purpose

Loads two double-precision values into floating-point registers.
Note: The Ifqx instruction is supported only in the POWER2 implementation of the POWER family architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT |


| Bits | Value |
| :--- | :--- |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 791 |
| 31 | Rc |

## POWER2

Ifqx
FRZ, RA, RB

## Description

The Ifqx instruction loads the two doublewords from the location in memory specified by the effective address (EA) into two floating-point registers (FPR).

If general-purpose register (GPR) $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR $R B$. If GPR $R A$ is 0 , the EA is the contents of GPR RB. The doubleword at the EA is loaded into FPR FRT. If $F R T$ is 31 , the doubleword at EA+8 is loaded into FPR 0 ; otherwise, it is loaded into $F R T+1$.

The Ifqx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies the first of two target floating-point registers.
$R A \quad$ Specifies one source general-purpose register for the EA calculation.
$R B \quad$ Specifies the second source general-purpose register for the EA calculation.

## Examples

The following code calculates the sum of two double-precision, floating-point values that are located in consecutive doublewords in memory:
\# Assume GPR 3 contains the address of the first floating-point
\# value.
\# Assume GPR 4 contains the address of the target location.
lfqx 7,0,3 \# Load values into FPRs 7 and 8.
fadd 7,7,8 \# Add the two values.
stfdx 7,0,4 \# Store the doubleword result.

## Related Information

Floating-Point Processor.
Floating-Point__ _oad_and_Store_Instructions.

## Ifs (Load Floating-Point Single) Instruction

## Purpose

Loads a floating-point, single-precision number that has been converted to a floating-point, double-precision number into a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 48 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-31$ | D |

## Ifs $E R Z, \square(\mathbb{B A})$

## Description

The Ifs instruction converts a floating-point, single-precision word in storage addressed by the effective address (EA) to a floating-point, double-precision word and loads the result into floating-point register (FPR) FRT.

If $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If $R A$ is 0 , then the EA is $D$.

The Ifs instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies target floating-point register where data is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the single-precision contents of storage into FPR 6:
.csect data[rw]
storage: .float $0 \times 1$
\# Assume GPR 5 contains the address csect data[rw].
.csect text[pr]
1 fs 6,storage(5)
\# FPR 6 now contains 0x3FF0 000000000000.

## Related Information

Eloating-Point Processor.
Eloating-Point__ مad_and_Store_Instructions.

## Ifsu (Load Floating-Point Single with Update) Instruction

## Purpose

Loads a floating-point, single-precision number that has been converted to a floating-point, double-precision number into a floating-point register and possibly places the effective address in a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 49 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-31$ | D |

## Ifsu $E R A$, $\mathbb{D}(B A$

## Description

The Ifsu instruction converts a floating-point, single-precision word in storage addressed by the effective address (EA) to floating-point, double-precision word and loads the result into floating-point register (FPR) FRT.

If $R A$ is not 0 , the EA is the sum of the contents of general-purpose register (GPR) $R A$ and $D$, a 16-bit signed two's complement integer sign extended to 32 bits. If $R A$ is 0 , then the EA is $D$.

If $R A$ does not equal 0 and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is stored in GPR RA.

The Ifsu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

## Parameters

FRT Specifies target floating-point register where data is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads the single-precision contents of storage, which is converted to double precision, into FPR 6 and stores the effective address in GPR 5:

```
.csect data[rw]
storage: .float 0x1
.csect text[pr]
# Assume GPR 5 contains the storage address.
1fsu 6,0(5)
# FPR 6 now contains 0x3FF0 0000 0000 0000.
# GPR 5 now contains the storage address.
```


## Related Information

Eloating-Point-Processors.
Eloating-Point _oad_and Store_Instructions .

## Ifsux (Load Floating-Point Single with Update Indexed) Instruction

## Purpose

Loads a floating-point, single-precision number that has been converted to a floating-point, double-precision number into a floating-point register and possibly places the effective address in a general-purpose register.

Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 567 |
| 31 | $/$ |

Ifsux
ERA, BA, BB

## Description

The Ifsux instruction converts a floating-point, single-precision word in storage addressed by the effective address (EA) to floating-point, double-precision word and loads the result into floating-point register (FPR) FRT.

If general-purpose register (GPR) $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR $R B$. If $R A$ is 0 , then the EA is the contents of GPR $R B$.

If GPR RA does not equal 0 and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is stored in GPR RA.

The Ifsux instruction has one syntax form and does not affect the Floating-Point Status Control Register.

## Parameters

FRT Specifies target floating-point register where data is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation and possible address update.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the single-precision contents of storage into FPR 6 and stores the effective address in GPR 5:

```
.csect data[rw]
```

storage: .float 0x1
\# Assume GPR 4 contains the address of csect data[rw].
\# Assume GPR 5 contains the displacement of storage
\# relative to .csect data[rw].
.csect text[pr]

1 fsux 6,5,4
\# FPR 6 now contains 0x3FF0 000000000000.
\# GPR 5 now contains the storage address.

## Related Information

Eloating-Point Processor .
Eloating-Point I oad and Store Instructions

## Ifsx (Load Floating-Point Single Indexed) Instruction

## Purpose

Loads a floating-point, single-precision number that has been converted to a floating-point, double-precision number into a floating-point register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | FRT Value |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 535 |
| 31 | $/$ |

Ifsx $\quad F R A, B A, B B$

## Description

The Ifsx instruction converts a floating-point, single-precision word in storage addressed by the effective address (EA) to floating-point, double-precision word and loads the result into floating-point register (FPR) FRT.

If general-purpose register (GPR) $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If $R A$ is 0 , then the EA is the contents of GPR RB.

The Ifsx instruction has one syntax form and does not affect the Floating-Point Status and Control Register.

## Parameters

FRT Specifies target floating-point register where data is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads the single-precision contents of storage into FPR 6:
storage: .float $0 \times 1$.
\# Assume GPR 4 contains the address of storage.
1fsx 6,0,4
\# FPR 6 now contains 0x3FF0 000000000000.

## Related Information

## Floating-Point Processor

Eloating-Point__oad_and_Store_Instructions .

## Iha (Load Half Algebraic) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register and copies bit 0 of the halfword into the remaining 16 bits of the general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 42 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

```
Iha BA, 目(|A)
```


## Description

The Iha instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) RT and copies bit 0 of the halfword into bits 0-15 of GPR RT.

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and $D$, a 16-bit signed two's complement integer sign extended to 32 bits. If GPR RA is 0 , then the EA is $D$.

The Iha instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6 and copies bit 0 of the halfword into bits 0-15 of GPR 6:
. csect data[rw]
storage: . short 0xffff
\# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1ha 6,storage(5)
\# GPR 6 now contains 0xffff ffff.

## Related Information

## Fixed-Point Processod

Fixed-Point__مad_and_Store_Instructions

## Ihau (Load Half Algebraic with Update) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register, copies bit 0 of the halfword into the remaining 16 bits of the general-purpose register, and possibly places the address in another general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 43 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-31$ | D |

```
Ihau }\quadBA,D(BA
```


## Description

The Ihau instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) RT and copies bit 0 of the halfword into bits 0-15 of GPR RT.

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If GPR $R A$ is 0 , then the EA is $D$.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Ihau instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6, copies bit 0 of the halfword into bits 0-15 of GPR 6, and stores the effective address in GPR 5:
.csect data[rw]
storage: .short 0xffff
\# Assume GPR 5 contains the address of csect data[rw].

## Related Information

Eixed-Point Processor .
Fixed-Point__oad_and_Store with_Update_Instructions.

## Ihaux (Load Half Algebraic with Update Indexed) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register, copies bit 0 of the halfword into the remaining 16 bits of the general-purpose register, and possibly places the address in another general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 375 |
| 31 | $/$ |

Ihaux
BH, $R A, B B$

## Description

The Ihaux instruction loads a halfword of data from a specified location in memory addressed by the effective address (EA) into bits 16-31 of the target general-purpose register (GPR) RT and copies bit 0 of the halfword into bits 0-15 of GPR RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Ihaux instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies first source general-purpose register for EA calculation and possible address update.
RB Specifies second source general-purpose register for EA calculation.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6, copies bit 0 of the halfword into bits $0-15$ of GPR 6, and stores the effective address in GPR 5:
.csect data[rw]
storage: .short 0xffff
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume GPR 4 contains the displacement of storage relative
\# to data[rw].
.csect text[pr]
1haux 6,5,4
\# GPR 6 now contains 0xffff ffff.
\# GPR 5 now contains the storage address.

## Related Information

Fixed-Point Processor .
Fixed-Point L_oad_and Store with Update_Instructions.

## Ihax (Load Half Algebraic Indexed) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register and copies bit 0 of the halfword into the remaining 16 bits of the general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 343 |
| 31 | $/$ |

Ihax $\quad B 7, B A, ~$, $B$

## Description

The Ihax instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) RT and copies bit 0 of the halfword into bits 0-15 of GPR RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

The Ihax instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

[^3]
## Examples

The following code loads a halfword of data into bits $16-31$ of GPR 6 and copies bit 0 of the halfword into bits 0-15 of GPR 6:
. csect data[rw]
. short 0x1
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume GPR 4 contains the displacement of the halfword
\# relative to data[rw].
.csect text[pr]
1hax 6,5,4
\# GPR 6 now contains $0 x 00000001$.

## Related Information

Eixed-Point Processor .
Fixed-Point Load and Store_Instructions

## Ihbrx (Load Half Byte-Reverse Indexed) Instruction

## Purpose

Loads a byte-reversed halfword of data from a specified location in memory into a general-purpose register and sets the remaining 16 bits of the general-purpose register to zero.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 790 |
| 31 | $/$ |

Ihbrx
BI, $B A, B$

## Description

The Ihbrx instruction loads bits 00-07 and bits 08-15 of the halfword in storage addressed by the effective address (EA) into bits 24-31 and bits 16-23 of general-purpose register (GPR) RT, and sets bits $00-15$ of GPR $R T$ to 0 .

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

The Ihbrx instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads bits 00-07 and bits 08-15 of the halfword in storage into bits 24-31 and bits 16-23 of GPR 6, and sets bits 00-15 of GPR 6 to 0 :
.csect data[rw]
.short 0x7654
\# Assume GPR 4 contains the address of csect data[rw].
\# Assume GPR 5 contains the displacement relative
\# to data[rw].
.csect text[pr]
1hbrx 6,5,4
\# GPR 6 now contains $0 x 00005476$.

## Related Information

Fixed-Point Processon .
Fixed-Point _oad and Store_Instructions.

## Ihz (Load Half and Zero) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register and sets the remaining 16 bits to 0 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 40 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

## Ihz <br> $\square \pi /\left[\begin{array}{l}\square A\end{array}\right)$

## Description

The Ihz instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) $R T$ and sets bits 0-15 of GPR $R T$ to 0 .

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16 -bit, signed two's complement integer sign-extended to 32 bits. If GPR $R A$ is 0 , then the EA is $D$.

The lhz instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6 and sets bits $0-15$ of GPR 6 to 0 :
.csect data[rw]
storage: .short 0xffff
\# Assume GPR 4 holds the address of csect data[rw].
.csect text[pr]
1 hz 6 ,storage(4)
\# GPR 6 now holds 0x0000 ffff.

## Related Information

Fixed-Point-Processor.
Eixed-Point_Load_and Store_Instructions .

## Ihzu (Load Half and Zero with Update) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register, sets the remaining 16 bits of the general-purpose register to 0 , and possibly places the address in another general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 41 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

Ihzu $\quad B /, \square(B A)$

## Description

The Ihzu instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) $R T$ and sets bits 0-15 of GPR $R T$ to 0 .

If GPR RA is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If GPR RA is 0 , then the EA is $D$.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Ihzu instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6 , sets bits $0-15$ of GPR 6 to 0 , and stores the effective address in GPR 4:
.csect data[rw]
.short 0xffff
\# Assume GPR 4 contains the address of csect data[rw].
.csect text[pr]
1hzu 6,0(4)
\# GPR 6 now contains $0 x 0000$ ffff.

## Related Information

Fixed-Point Processor .
Fixed-Point L_oad and Store with Update Instructions .

## Ihzux (Load Half and Zero with Update Indexed) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register, sets the remaining 16 bits of the general-purpose register to 0 , and possibly places the address in another general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 331 |
| 31 | $/$ |

Ihzux $\quad B A, B A, B B$

## Description

The lhzux instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) $R T$ and sets bits $0-15$ of GPR $R T$ to 0 .

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Ihzux instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation and possible address update.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6 , sets bits $0-15$ of GPR 6 to 0 , and stores the effective address in GPR 5:
.csect data[rw]
storage: .short 0xffff
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume GPR 4 contains the displacement of storage
\# relative to data[rw].
.csect text[pr]
lhzux 6,5,4
\# GPR 6 now contains $0 x 0000$ ffff.
\# GPR 5 now contains the storage address.

## Related Information

Eixed-Point Processor .
Fixed-Point Load and Store with Update Instructions.

## Ihzx (Load Half and Zero Indexed) Instruction

## Purpose

Loads a halfword of data from a specified location in memory into a general-purpose register and sets the remaining 16 bits of the general-purpose register to 0 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 279 |
| 31 | $/$ |

Ihzx
BI, $R A, B B$

## Description

The Ihzx instruction loads a halfword of data from a specified location in memory, addressed by the effective address (EA), into bits 16-31 of the target general-purpose register (GPR) RT and sets bits 0-15 of GPR RT to 0.

If GPR RA is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

The Ihzx instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a halfword of data into bits 16-31 of GPR 6 and sets bits $0-15$ of GPR 6 to 0 :
.csect data[rw]
.short 0xffff
.csect text[pr]
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume 0xffff is the halfword located at displacement 0.
\# Assume GPR 4 contains $0 x 00000000$.
1hzx 6,5,4
\# GPR 6 now contains 0x0000 ffff.

## Related Information

Fixed-Point Processor.
Fixed-Point Load and Store Instructions.

## Imw or Im (Load Multiple Word) Instruction

## Purpose

Loads consecutive words at a specified location into more than one general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 46 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

PowerPC $\quad \Omega B, \square(\square A)$
Imw

## POWER family

Im
$B 7, D(B A)$

## Description

The Imw and Im instructions load $N$ consecutive words starting at the calculated effective address (EA) into a number of general-purpose registers (GPR), starting at GPR RT and filling all GPRs through GPR 31. $N$ is equal to $32-R T$ field, the total number of consecutive words that are placed in consecutive registers.

If GPR RA is not 0 , the EA is the sum of the contents of GPR $R A$ and $D$. If GPR $R A$ is 0 , then the EA is D.

Consider the following when using the PowerPC instruction Imw:

- If GPR RA or GPR $R B$ is in the range of registers to be loaded or $R T=R A=0$, the results are boundedly undefined.
- The EA must be a multiple of 4 . If it is not, the system alignment error handler may be invoked or the results may be boundedly undefined.

For the POWER family instruction Im, if GPR RA is not equal to 0 and GPR RA is in the range to be loaded, then GPR $R A$ is not written to. The data that would have normally been written into $R A$ is discarded and the operation continues normally.

The Imw and Im instructions have one syntax and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

Note: The Imw and Im instructions are interruptible due to a data storage interrupt. When such an interrupt occurs, the instruction should be restarted from the beginning.

## Parameters

RT Specifies starting target general-purpose register for operation.
$D \quad$ Specifies a 16-bit signed two's complement integer sign extended to 32 bits for EA calculation
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads data into GPR 29 and GPR 31:
.csect data[rw]
.long 0x8971
. long -1
. 1 ong 0x7ffe c100
\# Assume GPR 30 contains the address of csect data[rw].
.csect text[pr]
1 mw 29,0(30)
\# GPR 29 now contains 0x0000 8971.
\# GPR 30 now contains the address of csect data[rw].
\# GPR 31 now contains 0x7ffe c100.

## Related Information

Fixed-Point Processor .
Eixed-Point _ oad_and Store_Instructions .

## Iscbx (Load String and Compare Byte Indexed) Instruction

## Purpose

Loads consecutive bytes in storage into consecutive registers.
Note: The Iscbx instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 277 |
| 31 | Rc |

## POWER family

```
Iscbx BA, BA, RB
Iscbx. }R|,BA,R
```


## Description

The Iscbx instruction loads $N$ consecutive bytes addressed by effective address (EA) into general-purpose register (GPR) $R T$, starting with the leftmost byte in register $R T$, through $R T+N R-1$, and wrapping around back through GPR 0, if required, until either a byte match is found with XER16-23 or $N$ bytes have been loaded. If a byte match is found, then that byte is also loaded.

If GPR RA is not 0 , the EA is the sum of the contents of GPR $R A$ and the address stored in GPR RB. If $R A$ is 0 , then EA is the contents of GPR RB.

Consider the following when using the Iscbx instruction:

- XER(16-23) contains the byte to be compared.
- XER(25-31) contains the byte count before the instruction is invoked and the number of bytes loaded after the instruction has completed.
- If $\operatorname{XER}(25-31)=0$, GPR $R T$ is not altered.
- $N$ is XER(25-31), which is the number of bytes to load.
- $N R$ is ceiling( $N / 4$ ), which is the total number of registers required to contain the consecutive bytes.

Bytes are always loaded left to right in the register. In the case when a match was found before $N$ bytes were loaded, the contents of the rightmost bytes not loaded from that register and the contents of all succeeding registers up to and including register $R T+N R-1$ are undefined. Also, no reference is made to storage after the matched byte is found. In the case when a match was not found, the contents of the rightmost bytes not loaded from register $R T+N R-1$ are undefined.

If GPR $R A$ is not 0 and GPRs $R A$ and $R B$ are in the range to be loaded, then GPRs $R A$ and $R B$ are not written to. The data that would have been written into them is discarded, and the operation continues normally. If the byte in XER(16-23) compares with any of the 4 bytes that would have been loaded into

GPR RA or RB, but are being discarded for restartability, the EQ bit in the Condition Register and the count returned in XER(25-31) are undefined. The Multiply Quotient (MQ) Register is not affected by this operation.

The Iscbx instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| Iscbx | None | XER(25-31) $=\#$ of <br> bytes loaded | 0 | None |
| Iscbx. | None | XER(25-31) $=\#$ of <br> bytes loaded | 1 | LT,GT,EQ,SO |

The two syntax forms of the Iscbx instruction place the number of bytes loaded into Fixed-Point Exception Register (XER) bits 25-31. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0. If $R c=1$ and $\operatorname{XER}(25-31)=0$, then Condition Register Field 0 is undefined. If Rc $=1$ and XER(25-31) <> 0, then Condition Register Field 0 is set as follows:

LT, GT, EQ, SO = b'00'||match||XER(SO)
Note: This instruction can be interrupted by a Data Storage interrupt. When such an interrupt occurs, the instruction is restarted from the beginning.

## Parameters

$R T \quad$ Specifies the starting target general-purpose register.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

1. The following code loads consecutive bytes into GPRs 6,7 , and 8 :
```
.csect data[rw]
string: "Hello, world"
# Assume XER16-23 = 'a.
# Assume XER25-31 = 9.
# Assume GPR 5 contains the address of csect data[rw].
# Assume GPR 4 contains the displacement of string relative
# to csect data[rw].
.csect text[pr]
1scbx 6,5,4
# GPR 6 now contains 0x4865 6c6c.
# GPR }7\mathrm{ now contains 0x6f2c 2077.
# GPR 8 now contains 0x6fXX XXXX.
```

2. The following code loads consecutive bytes into GPRs 6, 7, and 8:
```
# Assume XER16-23 = 'e.
# Assume XER25-31 = 9.
# Assume GPR 5 contains the address of csect data[rw].
# Assume GPR 4 contains the displacement of string relative
# to csect data[rw].
.csect text[pr]
1scbx. 6,5,4
# GPR 6 now contains 0x4865 XXXX.
```

```
# GPR 7 now contains 0xXXXX XXXX.
# GPR 8 now contains 0xXXXX XXXX.
# XER25-31 = 2.
# CRF 0 now contains 0x2.
```

Related Information
Fixed-Point Processor.

Fixed-Point_String_Instructions.

## Iswi or Isi (Load String Word Immediate) Instruction

## Purpose

Loads consecutive bytes in storage from a specified location in memory into consecutive general-purpose registers.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | NB |
| $21-30$ | 597 |
| 31 | $/$ |

## PowerPC

Iswi $\quad \mathbb{R}, \sqrt{B A}, \sqrt{N B}$

## POWER family

Isi
BT, $\sqrt[B A]{2}, N B$

## Description

The Iswi and Isi instructions load $N$ consecutive bytes in storage addressed by the effective address (EA) into general-purpose register GPR RT, starting with the leftmost byte, through GPR $R T+N R-1$, and wrapping around back through GPR 0 , if required.

If GPR $R A$ is not 0 , the EA is the contents of GPR RA. If GPR $R A$ is 0 , then the EA is 0 .
Consider the following when using the Iswi and Isi instructions:

- $N B$ is the byte count.
- RT is the starting general-purpose register.
- $N$ is $N B$, which is the number of bytes to load. If $N B$ is 0 , then $N$ is 32 .
- $N R$ is ceiling( $\mathrm{N} / 4$ ), which is the number of general-purpose registers to receive data.

For the PowerPC instruction Iswi, if GPR $R A$ is in the range of registers to be loaded or $R T=R A=0$, the instruction form is invalid.

Consider the following when using the POWER family instruction Isi:

- If GPR $R T+N R-1$ is only partially filled on the left, the rightmost bytes of that general-purpose register are set to 0 .
- If GPR $R A$ is in the range to be loaded, and if GPR $R A$ is not equal to 0 , then GPR $R A$ is not written into by this instruction. The data that would have been written into it is discarded, and the operation continues normally.

The Iswi and Isi instructions have one syntax form which does not affect the Fixed-Point Exception Register or Condition Register Field 0.

Note: The Iswi and Isi instructions can be interrupted by a Data Storage interrupt. When such an interrupt occurs, the instruction is restarted from the beginning.

## Parameters

RT Specifies starting general-purpose register of stored data.
$R A \quad$ Specifies general-purpose register for EA calculation.
NB Specifies byte count.

## Examples

The following code loads the bytes contained in a location in memory addressed by GPR 7 into GPR 6:
. csect data[rw]
.string "Hello, World"
\# Assume GPR 7 contains the address of csect data[rw].
.csect text[pr]
1swi 6,7,0x6
\# GPR 6 now contains $0 \times 4865$ 6c6c.

## Related Information

Eixed-Point-Processor.
Fixed-Point String_Instructions.

## Iswx or Isx (Load String Word Indexed) Instruction

## Purpose

Loads consecutive bytes in storage from a specified location in memory into consecutive general-purpose registers.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 533 |
| 31 | $/$ |

## PowerPC

Iswx $\quad B 7, R A, B B$

## POWER family

Isx
BI, $B A, B B$

## Description

The Iswx and Isx instructions load $N$ consecutive bytes in storage addressed by the effective address (EA) into general-purpose register (GPR) RT, starting with the leftmost byte, through GPR RT+NR-1, and wrapping around back through GPR 0 if required.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and the address stored in GPR $R B$. If GPR $R A$ is 0 , then EA is the contents of GPR $R B$.

Consider the following when using the Iswx and Isx instructions:

- XER(25-31) contain the byte count.
- $R T$ is the starting general-purpose register.
- $N$ is XER(25-31), which is the number of bytes to load.
- $N R$ is ceiling( $\mathrm{N} / 4$ ), which is the number of registers to receive data.
- If $X E R(25-31)=0$, general-purpose register $R T$ is not altered.

For the PowerPC instruction Iswx, if $R A$ or $R B$ is in the range of registers to be loaded or $R T=R A=0$, the results are boundedly undefined.

Consider the following when using the POWER family instruction Isx:

- If GPR $R T+N R-1$ is only partially filled on the left, the rightmost bytes of that general-purpose register are set to 0 .
- If GPRs $R A$ and $R B$ are in the range to be loaded, and if GPR $R A$ is not equal to 0 , then GPR $R A$ and $R B$ are not written into by this instruction. The data that would have been written into them is discarded, and the operation continues normally.

The Iswx and Isx instructions have one syntax form which does not affect the Fixed-Point Exception Register or Condition Register Field 0.

Note: The Iswx and Isx instructions can be interrupted by a Data Storage interrupt. When such an interrupt occurs, the instruction is restarted from the beginning.

## Parameters

RT Specifies starting general-purpose register of stored data.
$R A \quad$ Specifies general-purpose register for EA calculation.
$R B \quad$ Specifies general-purpose register for EA calculation.

## Examples

The following code loads the bytes contained in a location in memory addressed by GPR 5 into GPR 6:

```
# Assume XER25-31 = 4.
csect data[rw]
storage: .string "Hello, world"
# Assume GPR 4 contains the displacement of storage
# relative to data[rw].
# Assume GPR 5 contains the address of csect data[rw].
.csect text[pr]
1swx 6,5,4
# GPR 6 now contains 0x4865 6c6c.
```


## Related Information

Eixed-PointProcessor .
Eixed-Point String_Instructions .
Eunctional_Differences for POWFR family and PowerPC Instructions .

## Iwa (Load Word Algebraic) Instruction

## Purpose

Load a fullword of data from storage into the low-order 32 bits of the specified general purpose register. Sign extend the data into the high-order 32 bits of the register.

Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 58 |
| $6-10$ | D |
| $11-15$ | A |
| $16-29$ | ds |
| $30-31$ | 10 |

## POWER family

Iwa
BT, D ( $\mathbb{B A}$ )

## Description

The fullword in storage located at the effective address (EA) is loaded into the low-order 32 bits of the target general purpose register (GRP) RT. The value is then sign-extended to fill the high-order 32 bits of the register.

If GRP $R A$ is not 0 , the EA is the sum of the contents of GRP $R A$ and $B$; otherwise, the EA is equal to the contents of $R B$.

## Parameters

RT Specifies target general-purpose register where result of the operation is stored.
$D \quad$ Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

## Iwarx (Load Word and Reserve Indexed) Instruction

## Purpose

Used in conjunction with a subsequent stwcx. instruction to emulate a read-modify-write operation on a specified memory location.

Note: The Iwarx instruction is supported only in the PowerPC architecture.
Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 20 |
| 31 | $/$ |

## PowerPC

Iwarx $\quad B A, B A, B B$

## Description

The Iwarx and stwcx instructions are primitive, or simple, instructions used to perform a read-modify-write operation to storage. If the store is performed, the use of the Iwarx and stwcx. instructions ensures that no other processor or mechanism has modified the target memory location between the time the Iwarx instruction is executed and the time the stwcx. instruction completes.

If general-purpose register (GPR) $R A=0$, the effective address (EA) is the content of GPR RB. Otherwise, the EA is the sum of the content of GPR RA plus the content of GPR RB.

The Iwarx instruction loads the word from the location in storage specified by the EA into the target GPR $R T$. In addition, a reservation on the memory location is created for use by a subsequent stwcx. instruction.

The Iwarx instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the EA is not a multiple of 4 , the results are boundedly undefined.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

1. The following code performs a "Fetch and Store" by atomically loading and replacing a word in storage:
```
# Assume that GPR 4 contains the new value to be stored.
# Assume that GPR 3 contains the address of the word
# to be loaded and replaced.
loop: 1warx r5,0,r3 # Load and reserve
    stwcx. r4,0,r3 # Store new value if still
                                # reserved
                            # Loop if lost reservation
# The new value is now in storage.
# The old value is returned to GPR 4.
```

2. The following code performs a "Compare and Swap" by atomically comparing a value in a register with a word in storage:
```
# Assume that GPR 5 contains the new value to be stored after
# a successful match.
# Assume that GPR 3 contains the address of the word
# to be tested.
# Assume that GPR 4 contains the value to be compared against
# the value in memory.
loop: lwarx r6,0,r3 # Load and reserve
    cmpw r4,r6 # Are the first two operands
    # equal?
    # Skip if not equal
    stwcx. r5,0,r3 # Store new value if still
    bne- loop # Loop if lost reservation
exit: mr r4,r6 # Return value from storage
# The old value is returned to GPR 4.
# If a match was made, storage contains the new value.
```

If the value in the register equals the word in storage, the value from a second register is stored in the word in storage. If they are unequal, the word from storage is loaded into the first register and the EQ bit of the Condition Register field 0 is set to indicate the result of the comparison.

## Related Information

The stwax. (Store Word Conditional Indexed) instruction.

## Processing_and Storage

## Iwaux (Load Word Algebraic with Update Indexed) Instruction

## Purpose

Load a fullword of data from storage into the low-order 32b its of the specified general purpose register. Sign extend the data into the high-order 32 bits of the register. Update the address base.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | D |
| $11-15$ | A |
| $16-20$ | $B$ |
| $21-30$ | 373 |
| 31 | 0 |

## POWER family

Iwaux $\quad R Z, R A, R B$

## Description

The fullword in storage located at the effective address (EA) is loaded into the low-order 32 bits of the target general puspose register (GRP). The value is then sign-extended to fill the high-order 32 bits of the register. The EA is the sum of the contents of GRP RA and GRP RB.

If $R A=0$ or $R A=R T$, the instruction form is invalid.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of the operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## Iwax (Load Word Algebraic Indexed) Instruction

## Purpose

Load a fullword of data from storage into the low-order 32 bits of the specified general purpose register. Sign extend the data into the high-order 32 bits of the register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | D |
| $11-15$ | A |
| $16-20$ | B |
| $21-30$ | 341 |
| 31 | 0 |

## POWER family

Iwax
BZ, $R A, B B$

## Description

The fullword in storage located at the effective address (EA) is loaded into the low-order 32 bits of the target general puspose register (GRP). The value is then sign-extended to fill the high-order 32 bits of the register.

If GRP $R A$ is not 0 , the EA is the sum of the contents of GRP $R A$ and $B$; otherwise, the EA is equal to the contents of $R B$.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Implementation

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

## Iwbrx or Ibrx (Load Word Byte-Reverse Indexed) Instruction

## Purpose

Loads a byte-reversed word of data from a specified location in memory into a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 534 |
| 31 | $/$ |

## PowerPC

## Iwbrx <br> $B 7, B A, B B$

POWER family
lbrx

$$
\text { BA, } B A, B B
$$

## Description

The Iwbrx and lbrx instructions load a byte-reversed word in storage from a specified location in memory addressed by the effective address (EA) into the target general-purpose register (GPR) RT.

Consider the following when using the Iwbrx and Ibrx instructions:

- Bits 00-07 of the word in storage addressed by EA are placed into bits 24-31 of GPR RT.
- Bits 08-15 of the word in storage addressed by EA are placed into bits 16-23 of GPR RT.
- Bits 16-23 of the word in storage addressed by EA are placed into bits 08-15 of GPR RT.
- Bits 24-31 of the word in storage addressed by EA are placed into bits 00-07 of GPR RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

The Iwbrx and Ibrx instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of operation is stored.
$R A \quad$ Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a byte-reversed word from memory into GPR 6:

```
storage: .long 0x0000 ffff
```

\# Assume GPR 4 contains 0x0000 0000.
\# Assume GPR 5 contains address of storage.
1wbrx 6,4,5
\# GPR 6 now contains 0xffff 0000.

## Related Information

Fixed-Point Processor.

Fixed-Point_oad_and_Store_Instructions.

## Iwz or I (Load Word and Zero) Instruction

## Purpose

Loads a word of data from a specified location in memory into a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 32 |
| $6-10$ | RT Value |
| $11-15$ | RA |
| $16-31$ | D |

## PowerPC

Iwz
$[B 7,[B(B A)$

POWER family
I
BAT [ ( $B A$ )

## Description

The Iwz and I instructions load a word in storage from a specified location in memory addressed by the effective address (EA) into the target general-purpose register (GPR) RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR RA and $D$, a 16-bit, signed two's complement integer sign-extended to 32 bits. If GPR $R A$ is 0 , then the EA is $D$.

The Iwz and I instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
$D \quad$ Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a word from memory into GPR 6:

```
.csect data[rw]
# Assume GPR 5 contains address of csect data[rw].
storage: .long 0x4
.csect text[pr]
1wz 6,storage(5)
# GPR 6 now contains 0x0000 0004.
```


## Related Information

Fixed-Point Processor.
Eixed-Point load and Store Instructions .

## Iwzu or lu (Load Word with Zero Update) Instruction

## Purpose

Loads a word of data from a specified location in memory into a general-purpose register and possibly places the effective address in a second general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 33 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-31$ | D |

## PowerPC

## Iwzu

(B7, $\mathrm{B}($ ( $B A)$

POWER family
lu
$B A$, $D(B A)$

## Description

The Iwzu and lu instructions load a word in storage from a specified location in memory addressed by the effective address (EA) into the target general-purpose register (GPR) RT.

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and $D$, a 16 -bit, signed two's complement integer sign-extended to 32 bits. If GPR $R A$ is 0 , then the EA is $D$.

If $R A$ does not equal $R T$ and $R A$ does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Iwzu and lu instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
$R A \quad$ Specifies source general-purpose register for EA calculation and possible address update.

## Examples

The following code loads a word from memory into GPR 6 and places the effective address in GPR 4:
.csect data[rw]
storage: . long 0xffdd 75ce
.csect text[pr]
\# Assume GPR 4 contains address of csect data[rw].
1wzu 6,storage(4)
\# GPR 6 now contains 0xffdd 75ce.
\# GPR 4 now contains the storage address.

## Related Information

Fixed-Point Processorl.
Fixed-Point __oad_and Store with Update_Instructions .

## Iwzux or Iux (Load Word and Zero with Update Indexed) Instruction

## Purpose

Loads a word of data from a specified location in memory into a general-purpose register and possibly places the effective address in a second general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 55 |
| 31 | $/$ |

## PowerPC

Iwzux
Bl, $\mathbb{B A}$, 目

POWER family
lux
Bl, $\mathbb{R A}$, $\mathbb{R B}$

## Description

The Iwzux and lux instructions load a word of data from a specified location in memory, addressed by the effective address (EA), into the target general-purpose register (GPR) RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

If GPR RA does not equal RT and RA does not equal 0 , and the storage access does not cause an Alignment interrupt or a Data Storage interrupt, then the EA is placed into GPR RA.

The Iwzux and lux instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

$R T \quad$ Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation and possible address update.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a word from memory into GPR 6 and places the effective address in GPR 5:
.csect data[rw]
storage: .long 0xffdd 75ce
\# Assume GPR 5 contains the address of csect data[rw].
\# Assume GPR 4 contains the displacement of storage
\# relative to csect data[rw].
.csect text[pr]
1wzux 6,5,4
\# GPR 6 now contains 0xffdd 75ce.
\# GPR 5 now contains the storage address.

## Related Information

Fixed-Point-Processor.

Fixed-Point Load and Store with Update Instructions.

## Iwzx or Ix (Load Word and Zero Indexed) Instruction

## Purpose

Loads a word of data from a specified location in memory into a general-purpose register.

## Syntax

| Bits | Nalue |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 23 |
| 31 | $/$ |

## PowerPC

## Iwzx

$B \pi, R A, R B$

POWER family
Ix
RT, RA, RB

## Description

The Iwzx and Ix instructions load a word of data from a specified location in memory, addressed by the effective address (EA), into the target general-purpose register (GPR) RT.

If GPR $R A$ is not 0 , the EA is the sum of the contents of GPR $R A$ and GPR RB. If GPR $R A$ is 0 , then the EA is the contents of GPR RB.

The Iwzx and $\mathbf{I x}$ instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation.
$R B \quad$ Specifies source general-purpose register for EA calculation.

## Examples

The following code loads a word from memory into GPR 6:
.csect data[rw]
. long 0xffdd 75ce
\# Assume GPR 4 contains the displacement relative to
\# csect data[rw].
\# Assume GPR 5 contains the address of csect data[rw].
. csect text[pr]
1wzx 6,5,4
\# GPR 6 now contains 0xffdd 75ce.

## Related Information

Eixed-Point Processor .
Fixed-Point Load and Store_Instructions.

## maskg (Mask Generate) Instruction

## Purpose

Generates a mask of ones and zeros and loads it into a general-purpose register.
Note: The maskg instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 29 |
| 31 | Rc |

```
POWER family
maskg BA, RS, RB
maskg. }BA,BS,B
```


## Description

The maskg instruction generates a mask from a starting point defined by bits 27-31 of general-purpose register (GPR) $R S$ to an end point defined by bits $27-31$ of GPR $R B$ and stores the mask in GPR $R A$.

Consider the following when using the maskg instruction:

- If the starting point bit is less than the end point bit +1 , then the bits between and including the starting point and the end point are set to ones. All other bits are set to 0 .
- If the starting point bit is the same as the end point bit +1 , then all 32 bits are set to ones.
- If the starting point bit is greater than the end point bit +1 , then all of the bits between and including the end point bit +1 and the starting point bit -1 are set to zeros. All other bits are set to ones.

The maskg instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| maskg | None | None | 0 | None |
| maskg. | None | None | 1 | LT,GT,EQ,SO |

The two syntax forms of the maskg instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for start of mask.
RB Specifies source general-purpose register for end of mask.

## Examples

1. The following code generates a mask of 5 ones and stores the result in GPR 6:
```
# Assume GPR 4 contains 0x0000 0014.
# Assume GPR 5 contains 0x0000 0010.
maskg 6,5,4
# GPR 6 now contains 0x0000 F800.
```

2. The following code generates a mask of 6 zeros with the remaining bits set to one, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains $0 x 00000010$.
\# Assume GPR 5 contains $0 x 00000017$.
\# Assume CR $=0$.
maskg. 6,5,4
\# GPR 6 now contains 0xFFFF 81FF.
\# CR now contains $0 x 80000000$.

## Related Information

Eixed-Point Processor .
Fixed-Point_Rotate and Shift-Instructions.

## maskir (Mask Insert from Register) Instruction

## Purpose

Inserts the contents of one general-purpose register into another general-purpose register under control of a bit mask.

Note: The maskir instruction is supported only in the POWER family architecture.

## Syntax

| Bits | $\quad$ Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| $11-15$ | RA |
| $16-20$ | RB |
| $21-30$ | 541 |
| 31 | Rc |

## POWER family

```
maskir BA, BS, BB
maskir. BA, BS, BB
```


## Description

The maskir stores the contents of general-purpose register (GPR) $R S$ in GPR RA under control of the bit mask in GPR RB.

The value for each bit in the target GPR RA is determined as follows:

- If the corresponding bit in the mask GPR RB is 1 , then the bit in the target GPR $R A$ is given the value of the corresponding bit in the source GPR $R S$.
- If the corresponding bit in the mask GPR RB is 0 , then the bit in the target GPR $R A$ is unchanged.

The maskir instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Overflow Exception <br> (OE) | Fixed-Point <br> Exception Register | Record Bit (Rc) | Condition Register <br> Field 0 |
| :--- | :--- | :--- | :--- | :--- |
| maskir | None | None | 0 | None |
| maskir. | None | 1 | LT, GT, EQ, SO |  |

The two syntax forms of the maskir instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

## Parameters

$R A \quad$ Specifies target general-purpose register where result of operation is stored.
$R S \quad$ Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for bit mask.

## Examples

1. The following code inserts the contents of GPR 5 into GPR 6 under control of the bit mask in GPR 4:
\# Assume GPR 6 (RA) target contains 0xAAAAAAAA.
\# Assume GPR 4 (RB) mask contains 0x000F0F00.
\# Assume GPR 5 (RS) source contains $0 \times 55555555$.
maskir 6,5,4
\# GPR 6 (RA) target now contains 0xAAA5A5AA.
2. The following code inserts the contents of GPR 5 into GPR 6 under control of the bit mask in GPR 4 and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 6 (RA) target contains 0xAAAAAAAA.
\# Assume GPR 4 (RB) mask contains 0x0A050F00.
\# Assume GPR 5 (RS) source contains $0 \times 55555555$. maskir. 6,5,4
\# GPR 6 (RA) target now contains 0xA0AFA5AA.

## Related Information

Eixed-Point Processor .
Fixed-Point Rotate_and Shift Instructions.

## mcrf (Move Condition Register Field) Instruction

## Purpose

Copies the contents of one condition register field into another.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 19 |
| $6-8$ | BF |
| $9-10$ | $/ /$ |
| $11-13$ | BFA |
| $14-15$ | $/ /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 0 |
| 31 | $/$ |

morf BA, BEA

## Description

The mcrf instruction copies the contents of the condition register field specified by BFA into the condition register field specified by $B F$. All other fields remain unaffected.

The merf instruction has one syntax form and does not affect Condition Register Field 0 or the Fixed-Point Exception Register.

## Parameters

BF Specifies target condition register field for operation.

## Examples

The following code copies the contents of Condition Register Field 3 into Condition Register Field 2:
\# Assume Condition Register Field 3 holds b'0110'.
morf 2,3
\# Condition Register Field 2 now holds b'0110'.

## Related Information

Branch Processor.

## mcrfs (Move to Condition Register from FPSCR) Instruction

## Purpose

Copies the bits from one field of the Floating-Point Status and Control Register into the Condition Register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-8$ | BF |
| $9-10$ | $/ /$ |
| $11-13$ | BFA |
| $14-15$ | $/ /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 64 |
| 31 | $/$ |

morfs
BR BEA

## Description

The mcrfs instruction copies four bits of the Floating-Point Status and Control Register (FPSCR) specified by BFA into Condition Register Field BF. All other Condition Register bits are unchanged.

If the field specified by BFA contains reserved or undefined bits, then bits of zero value are supplied for the copy.

The mcrfs instruction has one syntax form and can set the bits of the Floating-Point Status and Control Register.

```
BFA FPSCR bits set
0 FX,OX
1 UX, ZX, XX, VXSNAN
2 VXISI, VXIDI, VXZDZ, VXIMZ
3 VXVC
```


## Parameters

BF Specifies target condition register field where result of operation is stored.
BFA Specifies one of the FPSCR fields (0-7).

## Examples

The following code copies bits from Floating-Point Status and Control Register Field 4 into Condition Register Field 3:
\# Assume FPSCR 4 contains b'0111'.
morfs 3,4
\# Condition Register Field 3 contains b'0111'.

## Related Information

Branch Processor .
Interpreting the Contents of a Floating-Point_Registed.

## mcrxr (Move to Condition Register from XER) Instruction

## Purpose

Copies the Summary Overflow bit, Overflow bit, Carry bit, and bit 3 from the Fixed-Point Exception Register into a specified field of the Condition Register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-8$ | BF |
| $9-10$ | $/ /$ |
| $11-15$ | $/ / /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 512 |
| 31 | $/$ |

mcrxr
BB

## Description

The mcrxr copies the contents of Fixed-Point Exception Register Field 0 bits $0-3$ into Condition Register Field BF and resets Fixed-Point Exception Register Field 0 to 0.

The mcrxr instruction has one syntax form and resets Fixed-Point Exception Register bits 0-3 to 0.

## Parameters

BF Specifies target condition register field where result of operation is stored.

## Examples

The following code copies the Summary Overflow bit, Overflow bit, Carry bit, and bit 3 from the Fixed-Point Exception Register into field 4 of the Condition Register.
\# Assume bits 0-3 of the Fixed-Point Exception
\# Register are set to b'1110'. morxr 4
\# Condition Register Field 4 now holds b'1110'.

## Related Information

Branch Processor .
Fixed-Point Move to or from Special-Purpose_Registers lnstructions.

## mfcr (Move from Condition Register) Instruction

## Purpose

Copies the contents of the Condition Register into a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | $/ / \prime$ |
| $16-20$ | $/ / \prime$ |
| $21-30$ | 19 |
| 31 | Rc |

mfcr $\quad$ BT

## Description

The mfcr instruction copies the contents of the Condition Register into target general-purpose register (GPR) $R T$.

The mfcr instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.

## Examples

The following code copies the Condition Register into GPR 6:
\# Assume the Condition Register contains 0x4055 F605.
mfcr 6
\# GPR 6 now contains 0x4055 F605.

## Related Information

Branch Processor .
Eixed-Point Move to or from Special-Purpose-Registers Instructions.

## mffs (Move from FPSCR) Instruction

## Purpose

Loads the contents of the Floating-Point Status and Control Register into a floating-point register and fills the upper 32 bits with ones.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | FRT |
| $11-15$ | $/ / /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 583 |
| 31 | Rc |

```
mffs EERT
mffs. ERT
```


## Description

The mffs instruction places the contents of the Floating-Point Status and Control Register into bits 32-63 of floating-point register (FPR) FRT. The bits 0-31 of floating-point register FRT are undefined.

The mffs instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.

| Syntax Form | FPSCR bits | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| mffs | None | 0 | None |
| mffs. | None | 1 | FX, FEX, VX, OX |

The two syntax forms of the mffs instruction never affect the Floating-Point Status and Control Register fields. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

## Parameters

FRT Specifies target floating-point register where result of operation is stored.

## Examples

The following code loads the contents of the Floating-Point Status and Control Register into FPR 14, and fills the upper 32 bits of that register with ones:
\# Assume FPSCR contains 0x0000 0000.
mffs 14
\# FPR 14 now contains 0xFFFF FFFF 00000000.

## Related Information

## Eloating-Point Processor .

Interpreting_the_Contents_of_a_Floating-Point_Register.
Functional Differences for POWFR family and PowerPC Instructions.

## mfmsr (Move from Machine State Register) Instruction

## Purpose

Copies the contents of the Machine State Register into a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-15$ | $/ / \prime$ |
| $16-20$ | $/ / \prime$ |
| $21-30$ | 83 |
| 31 | $/$ |

mfmsr $\quad$ 园

## Description

The mfmsr instruction copies the contents of the Machine State Register into the target general-purpose register (GPR) $R T$.

The mfmsr instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

RT Specifies target general-purpose register where result of operation is stored.

## Examples

The following code copies the contents of the Machine State Register into GPR 4:
mfmsr 4
\# GPR 4 now holds a copy of the bit
\# settings of the Machine State Register.

## Security

The mfmsr instruction is privileged only in the PowerPC architecture.

## Related Information

Branch Processor .
Eloating-Point Processor
Eixed-Point Move to or from Special-Purpose Registers Instructions.
Eunctional_Differences for POWER family and PowerPC Instructions

## mfspr (Move from Special-Purpose Register) Instruction

## Purpose

Copies the contents of a special-purpose register into a general-purpose register.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT |
| $11-20$ | spr |
| $21-30$ | 339 |
| 31 | Rc |

mfspr $\quad$ BIt,$S P B$

Note: The special-purpose register is a split field.
See Extended Mnemonics of Moving from or to Special-Purpose Registers for more information.

## Description

The mfspr instruction copies the contents of the special-purpose register SPR into target general-purpose register (GPR) RT.

The special-purpose register identifier SPR can have any of the values specified in the following table. The order of the two 5 -bit halves of the SPR number is reversed.

| SPR Values |  |  | $\mathbf{s p r}^{5: 9}$ spr $^{004}$ |
| :--- | :--- | :--- | :--- |
| Decimal | 0000000001 | Register Name | Privileged |
| 1 | 0000001000 | XER | No |
| 8 | 0000001001 | LR | No |
| 9 | 0000010010 | CTR | No |
| 18 | 0000010011 | DSISR | Yes |
| 19 | 0000010110 | DAR | Yes |
| 22 | 0000011001 | DEC ${ }^{2}$ | Yes |
| 25 | 0000011010 | SDR1 | Yes |
| 26 |  | SRR0 | Yes |


| 27 | 0000011011 | SRR1 | Yes |
| :---: | :---: | :---: | :---: |
| 272 | 0100010000 | SPRGO | Yes |
| 273 | 0100010001 | SPRG1 | Yes |
| 274 | 0100010010 | SPRG2 | Yes |
| 275 | 0100010011 | SPRG3 | Yes |
| 282 | 0100011010 | EAR | Yes |
| 284 | 0100011100 | TBL | Yes |
| 285 | 0100011101 | TBU | Yes |
| 528 | 1000010000 | IBATOU | Yes |
| 529 | 1000010001 | IBATOL | Yes |
| 530 | 1000010010 | IBAT1U | Yes |
| 531 | 1000010011 | IBAT1L | Yes |
| 532 | 1000010100 | IBAT2U | Yes |
| 533 | 1000010101 | IBAT2L | Yes |
| 534 | 1000010110 | IBAT3U | Yes |
| 535 | 1000010111 | IBAT3L | Yes |
| 536 | 1000011000 | DBATOU | Yes |
| 537 | 1000011001 | DBATOL | Yes |
| 538 | 1000011010 | DBAT1U | Yes |
| 539 | 1000011011 | DBAT1L | Yes |
| 540 | 1000011100 | DBAT2U | Yes |
| 541 | 1000011101 | DBAT2L | Yes |
| 542 | 1000011110 | DBAT3U | Yes |
| 543 | 1000011111 | DBAT3L | Yes |
| 0 | 0000000000 | MQ ${ }^{1}$ | No |
| 4 | 0000000100 | RTCU ${ }^{1}$ | No |
| 5 | 0000000101 | RTCL ${ }^{1}$ | No |
| 6 | 0000000110 | DEC ${ }^{2}$ | No |

1Supported only in the POWER family architecture.
2In the PowerPC architecture moving from the DEC register is privileged and the SPR value is 22 . In the POWER family architecture moving from the DEC register is not privileged and the SPR value is 6 . For more information, see Eixed-Point Move_to or from Special-Purpose-Registers_lnstructiond .

If the SPR field contains any value other than those listed in the SPR Values table, the instruction form is invalid.

The mfspr instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

## Parameters

[^4]
## Examples

The following code copies the contents of the Fixed-Point Exception Register into GPR 6:
mfspr 6,1
\# GPR 6 now contains the bit settings of the Fixed
\# Point Exception Register.

## Related Information

Eixed-Point Processor .
Fixed-Point Move to or from Special-Purpose Registers Instructions .

## mfsr (Move from Segment Register) Instruction

## Purpose

Copies the contents of a segment register into a general-purpose register.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-8$ | RT Value |
| 11 | $/$ |
| $12-14$ | SR |
| $16-20$ | $/ / I$ |
| $21-30$ | 595 |
| 31 | $/$ |

mfsr RH, SR

## Description

The mfsr instruction copies the contents of segment register (SR) into target general-purpose register (GPR) $R T$.

The mfsr instruction has one syntax form and does not effect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1 , Condition Register Field 0 is undefined.

## Parameters

$R T \quad$ Specifies the target general-purpose register where the result of the operation is stored.
SR Specifies the source segment register for the operation.

## Examples

The following code copies the contents of Segment Register 7 into GPR 6:
\# Assume that the source Segment Register is SR 7.
\# Assume that GPR 6 is the target register.
mfsr 6,7
\# GPR 6 now holds a copy of the contents of Segment Register 7.

## Security

The mfsr instruction is privileged only in the PowerPC architecture.

## Related Information

The mfsril (Move from Segment Register Indirect) instruction, mtsr (Move to Segment Register) instruction, mtsrin or mtsri (Move to Segment Register Indirect) instruction.

Processing and Storage
Eunctional Differences for POWER family and PowerPC Instructions .

## mfsri (Move from Segment Register Indirect) Instruction

## Purpose

Copies the contents of a calculated segment register into a general-purpose register.
Note: The mfsri instruction is supported only in the POWER family architecture.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | $R S$ |
| $11-15$ | $R A$ |
| $16-20$ | $R B$ |
| $21-30$ | 627 |
| 31 | Rc |

## POWER family

mfsri
$\boxed{R S}, ~, ~ R A, ~ B a$

## Description

The mfsri instruction copies the contents of segment register (SR), specified by bits 0-3 of the calculated contents of the general-purpose register (GPR) $R A$, into GPR RS. If $R A$ is not 0 , the specifying bits in GPR RA are calculated by adding the original contents of $R A$ to GPR RB and placing the sum in RA. If $R A=R S$, the sum is not placed in $R A$.

The mfsri instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1, Condition Register Field 0 is undefined.

## Parameters

$R S \quad$ Specifies the target general-purpose register for operation.
$R A \quad$ Specifies the source general-purpose register for SR calculation.
$R B \quad$ Specifies the source general-purpose register for SR calculation.

## Examples

The following code copies the contents of the segment register specified by the first 4 bits of the sum of the contents of GPR 4 and GPR 5 into GPR 6:
\# Assume that GPR 4 contains $0 \times 90003000$.
\# Assume that GPR 5 contains $0 \times 10000000$.
\# Assume that GPR 6 is the target register.
mfsri 6,5,4
\# GPR 6 now contains the contents of Segment Register 10.

## Related Information

The mfsrin (Move from Segment Register Indirect) instruction, mtsr (Move to Segment Register) instruction, mtsrin or mtsri (Move to Segment Register Indirect) instruction.

Processing_and Storage

## mfsrin (Move from Segment Register Indirect) Instruction

## Purpose

Copies the contents of the specified segment register into a general-purpose register.
Note: The mfsrin instruction is supported only in the PowerPC architecture.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RT Value |
| $11-15$ | $/ / /$ |
| $16-20$ | RB |
| $21-30$ | 659 |
| 31 | $/$ |

## PowerPC

mfsrin $\quad B 7, R$

## Description

The mfsrin instruction copies the contents of segment register (SR), specified by bits 0-3 of the general-purpose register (GPR) RB, into GPR RT.

The mfsrin instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1, the Condition Register Field 0 is undefined.

## Parameters

RT Specifies the target general-purpose register for operation.
RB Specifies the source general-purpose register for SR calculation.

## Security

The mfsrin instruction is privileged.

## Related Information

The mfsll (Move from Segment Register) instruction, mfsril (Move from Segment Register Indirect) instruction, mtsr (Move to Segment Register) instruction, mtsrin or mtsri (Move to Segment Register Indirect) instruction.

Processing_and_Storage
mtcrf (Move to Condition Register Fields) Instruction

## Purpose

Copies the contents of a general-purpose register into the condition register under control of a field mask.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 31 |
| $6-10$ | RS |
| 11 | $/$ |
| $12-19$ | FXM |
| 20 | $/$ |
| $21-30$ | 144 |
| 31 | Rc |

mtcrf EXM, BS

See Extended Mnemonics of Condition Register Logical Instructions for more information.

## Description

The mtcrf instruction copies the contents of source general-purpose register (GPR) RS into the condition register under the control of field mask FXM.

Field mask FXM is defined as follows:

| Bit | Description |
| :--- | :--- |
| $\mathbf{1 2}$ | CR 00-03 is updated with the contents of GPR RS 00-03. |
| $\mathbf{1 3}$ | CR 04-07 is updated with the contents of GPR RS 04-07. |
| $\mathbf{1 4}$ | CR 08-11 is updated with the contents of GPR RS 08-11. |
| $\mathbf{1 5}$ | CR 12-15 is updated with the contents of GPR RS 12-15. |
| $\mathbf{1 6}$ | CR 16-19 is updated with the contents of GPR RS 16-19. |
| $\mathbf{1 7}$ | CR 20-23 is updated with the contents of GPR RS 20-23. |
| $\mathbf{1 8}$ | CR 24-27 is updated with the contents of GPR RS 24-27. |
| $\mathbf{1 9}$ | CR 28-31 is updated with the contents of GPR RS 28-31. |

The mtcrf instruction has one syntax form and does not affect the Fixed-Point Exception Register.

## Parameters

[^5]
## Examples

The following code copies bits 00-03 of GPR 5 into Condition Register Field 0:
\# Assume GPR 5 contains $0 x 7542$ FFEE.
\# Use the mask for Condition Register
\# Field 0 (0x80 = b'1000 0000').
mtcrf $0 \times 80,5$
\# Condition Register Field 0 now contains b'0111'.

## Related Information

Fixed-Point Processor.
Branch-Processor.
Fixed-Point Move to or from Special-Purpose Registers Instructions.

## mtfsb0 (Move to FPSCR Bit 0) Instruction

## Purpose

Sets a specified Floating-Point Status and Control Register bit to 0.

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | BT |
| $11-15$ | $/ / /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 70 |
| 31 | Rc |

```
mtfsb0 BT
mtfsb0. BJ
```


## Description

The mtfsb0 instruction sets the Floating-Point Status and Control Register bit specified by $B T$ to 0 .
The mtfsb0 instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | Fixed-Point Exception Register | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |
| mtfsb0 | None | 0 | None |
| mtfsb0. | None | 1 | FX, FEX, VX, OX |

The two syntax forms of the mtfsb0 instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: Bits 1-2 cannot be explicitly set or reset.

## Parameters

BT Specifies Floating-Point Status and Control Register bit set by operation.

## Examples

1. The following code sets the Floating-Point Status and Control Register Floating-Point Overflow Exception Bit (bit 3) to 0 :
mtfsb0 3
\# Now bit 3 of the Floating-Point Status and Control
\# Register is 0.
2. The following code sets the Floating-Point Status and Control Register Floating-Point Overflow Exception Bit (bit 3) to 0 and sets Condition Register Field 1 to reflect the result of the operation: mtfsbo. 3
\# Now bit 3 of the Floating-Point Status and Control
\# Register is 0.

## Related Information

Eloating-Point Processor.
Interpreting the Contents of a Floating-Point Register.

## mtfsb1 (Move to FPSCR Bit 1) Instruction

## Purpose

Sets a specified Floating-Point Status and Control Register bit to 1 .

## Syntax

| Bits | Value |
| :--- | :--- |
| $0-5$ | 63 |
| $6-10$ | BT |
| $11-15$ | $/ / /$ |
| $16-20$ | $/ / /$ |
| $21-30$ | 38 |
| 31 | Rc |


| mtfsb1 |  |
| :--- | :--- |
| mtfsb1. | $B T$ |
| $B T$ |  |

## Description

The mtfsb1 instruction sets the Floating-Point Status and Control Register (FPSCR) bit specified by $B T$ to 1.

The mtfsb1 instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

| Syntax Form | FPSCR Bits | Record Bit (Rc) | Condition Register Field 1 |
| :--- | :--- | :--- | :--- |


| mtfsb1 | None | 0 | None |
| :--- | :--- | :--- | :--- |
| mtfsb1. | None | 1 | FX, FEX, VX, OX |

The two syntax forms of the mtfsb1 instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX),
Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: Bits 1-2 cannot be explicitly set or reset.

## Parameters

$B T$ Specifies that the FPSCR bit is set to 1 by instruction.

## Examples

1. The following code sets the Floating-Point Status and Control Register bit 4 to 1 :
mtfsb1 4
\# Now bit 4 of the Floating-Point Status and Control
\# Register is set to 1.
2. The following code sets the Floating-Point Status and Control Register Overflow Exception Bit (bit 3) to 1 and sets Condition Register Field 1 to reflect the result of the operation:
mtfsb1. 3
\# Now bit 3 of the Floating-Point Status and Control
\# Register is set to 1.

## Related Information

Eloating-Point Processor .
Interpreting the Contents of a Floating-Point Register .

## mtfsf (Move to FPSCR Fields) Instruction

## Purpose

Copies the contents of a floating-point register into the Floating-Point Status and Control Register under the control of a field mask.

## Syntax

| Bits |  |
| :--- | :--- |
| $0-5$ | 63 |
| 6 | $/$ |
| $7-14$ | FLM Value |
| 15 | $/$ |
| $16-20$ | FRB |
| $21-30$ | 771 |
| 31 | Rc |

mtfsf FIM, ERB

```
mtfsf.

See Extended_Mnemonics of Condition_Register Logical_Instructions for more information.

\section*{Description}

The mtfsf instruction copies bits 32-63 of the contents of the floating-point register (FPR) FRB into the Floating-Point Status and Control Register under the control of the field mask specified by FLM.

The field mask FLM is defined as follows:

\section*{Bit Description}

7 FPSCR 00-03 is updated with the contents of FRB 32-35.
8 FPSCR 04-07 is updated with the contents of FRB 36-39.
9 FPSCR 08-11 is updated with the contents of FRB 40-43.
10 FPSCR 12-15 is updated with the contents of FRB 44-47.
11 FPSCR 16-19 is updated with the contents of \(F R B\) 48-51.
12 FPSCR 20-23 is updated with the contents of FRB 52-55.
13 FPSCR 24-27 is updated with the contents of FRB 56-59.
14 FPSCR 28-31 is updated with the contents of FRB 60-63.
The mtfsf instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.
\begin{tabular}{|l|l|l|l|}
\hline Syntax Form & FPSCR Bits & Record Bit (Rc) & Condition Register Field 1 \\
\hline mtfsf & None & 0 & None \\
\hline mtfsf. & None & 1 & FX, FEX, VX, OX \\
\hline
\end{tabular}

The two syntax forms of the mtfsf instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: When specifying FPSCR 0-3, some bits cannot be explicitly set or reset.

\section*{Parameters}

FLM Specifies field mask.
FRB Specifies source floating-point register for operation.

\section*{Examples}
1. The following code copies the contents of floating-point register 5 bits \(32-35\) into Floating-Point Status and Control Register Field 0 :
```


# Assume bits 32-63 of FPR 5

# contain 0x3000 3000.

mtfsf 0x80,5

# Floating-Point Status and Control Register

# Field 0 is set to b'0001'.

```
2. The following code copies the contents of floating-point register 5 bits \(32-43\) into Floating-Point Status and Control Register Fields \(0-2\) and sets Condition Register Field 1 to reflect the result of the operation:
```


# Assume bits 32-63 of FPR 5

# contains 0x2320 0000.

mtfsf. 0xE0,5

# Floating-Point Status and Control Register Fields 0-2

# now contain b'0010 0011 0010'.

# Condition Register Field 1 now contains 0x2.

```

Related Information
Eloating-Point Processor .
Interpreting the Contents of a Floating-Point Register.

\section*{mtfsfi (Move to FPSCR Field Immediate) Instruction}

\section*{Purpose}

Copies an immediate value into a specified Floating-Point Status and Control Register field.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 63 \\
\hline \(6-8\) & BF \\
\hline \(9-10\) & \(/ /\) \\
\hline \(11-15\) & \(/ I \prime\) \\
\hline \(16-19\) & Ualue \\
\hline 20 & \(/\) \\
\hline \(21-30\) & 134 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

mtfsfi BE,
mtfsfi. BE, B

```

\section*{Description}

The mtfsfi instruction copies the immediate value specified by the / parameter into the Floating-Point Status and Control Register field specified by BF. None of the other fields of the Floating-Point Status and Control Register are affected.

The mtfsfi instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 1.
\begin{tabular}{|l|l|l|l|}
\hline Syntax Form & FPSCR Bits & Record Bit (Rc) & Condition Register Field 1 \\
\hline mtfsfi & None & 0 & None \\
\hline mtfsfi. & None & 1 & FX, FEX, VX, OX \\
\hline
\end{tabular}

The two syntax forms of the mtfsfi instruction never affect the Floating-Point Status and Control Register fields. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Floating-Point Exception (FX), Floating-Point Enabled Exception (FEX), Floating Invalid Operation Exception (VX), and Floating-Point Overflow Exception (OX) bits in Condition Register Field 1.

Note: When specifying FPSCR 0-3, some bits cannot be explicitly set or reset.

\section*{Parameters}
```

BF Specifies target Floating-Point Status and Control Register field for operation.
I Specifies source immediate value for operation.

```

\section*{Examples}
1. The following code sets Floating-Point Status and Control Register Field 6 to b'0100':
```

mtfsfi 6,4

# Floating-Point Status and Control Register Field 6

# is now b'0100'.

```
2. The following code sets Floating-Point Status and Control Register field 0 to b'0100' and sets Condition Register Field 1 to reflect the result of the operation:
mtfsfi. 0,1
\# Floating-Point Status and Control Register Field 0 \# is now b'0001'.
\# Condition Register Field 1 now contains \(0 \times 1\).

\section*{Related Information}

Floating-Point Processor.
Interpreting the Contents of a Floating-Point Register .

\section*{mtspr (Move to Special-Purpose Register) Instruction}

\section*{Purpose}

Copies the contents of a general-purpose register into a special-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-20\) & Vpr \\
\hline \(21-30\) & 467 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

mtspr SRB,BS

```

Note: The special-purpose register is a split field.
See Extended_Mnemonics of Moving from_or to Special-Purpose_Registers for more information.

\section*{Description}

The mtspr instruction copies the contents of the source general-purpose register \(R S\) into the target special-purpose register \(S P R\).

The special-purpose register identifier SPR can have any of the values specified in the following table. The order of the two 5 -bit halves of the SPR number is reversed.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{SPR Values} \\
\hline Decimal & spr \({ }^{5: 9}\) spr \(^{004}\) & Register Name & Privileged \\
\hline 1 & 0000000001 & XER & No \\
\hline 8 & 0000001000 & LR & No \\
\hline 9 & 0000001001 & CTR & No \\
\hline 18 & 0000010010 & DSISR & Yes \\
\hline 19 & 0000010011 & DAR & Yes \\
\hline 22 & 0000010110 & DEC & Yes \({ }^{1}\) \\
\hline 25 & 0000011001 & SDR1 & Yes \\
\hline 26 & 0000011010 & SRR0 & Yes \\
\hline 27 & 0000011011 & SRR1 & Yes \\
\hline 272 & 0100010000 & SPRG0 & Yes \\
\hline 273 & 0100010001 & SPRG1 & Yes \\
\hline 274 & 0100010010 & SPRG2 & Yes \\
\hline 275 & 0100010011 & SPRG3 & Yes \\
\hline 282 & 0100011010 & EAR & Yes \\
\hline 284 & 0100011100 & TBL & Yes \\
\hline 285 & 0100011101 & TBU & Yes \\
\hline 528 & 1000010000 & IBATOU & Yes \\
\hline 529 & 1000010001 & IBATOL & Yes \\
\hline 530 & 1000010010 & IBAT1U & Yes \\
\hline 531 & 1000010011 & IBAT1L & Yes \\
\hline 532 & 1000010100 & IBAT2U & Yes \\
\hline 533 & 1000010101 & IBAT2L & Yes \\
\hline 534 & 1000010110 & IBAT3U & Yes \\
\hline 535 & 1000010111 & IBAT3L & Yes \\
\hline 536 & 1000011000 & DBATOU & Yes \\
\hline 537 & 1000011001 & DBATOL & Yes \\
\hline 538 & 1000011010 & DBAT1U & Yes \\
\hline 539 & 1000011011 & DBAT1L & Yes \\
\hline 540 & 1000011100 & DBAT2U & Yes \\
\hline 541 & 1000011101 & DBAT2L & Yes \\
\hline 542 & 1000011110 & DBAT3U & Yes \\
\hline 543 & 1000011111 & DBAT3L & Yes \\
\hline 0 & 0000000000 & MQ \({ }^{2}\) & No \\
\hline 20 & 0000010100 & RTCU \({ }^{2}\) & Yes \\
\hline 21 & 0000010101 & RTCL \({ }^{2}\) & Yes \\
\hline
\end{tabular}
1. Moving to the DEC register is privileged in the PowerPC architecture and in the POWER family architecture. However, moving from the DEC register is privileged only in the PowerPC architecture.
2. 2Supported only in the POWER family architecture.

If the SPR field contains any value other than those listed in the SPR Values table, the instruction form is invalid.

The mtspr instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

SPR Specifies target special-purpose register for operation.
RS Specifies source general-purpose register for operation.

\section*{Examples}

The following code copies the contents of GPR 5 into the Link Register:
\# Assume GPR 5 holds 0x1000 00FF.
mtspr 8,5
\# The Link Register now holds 0x1000 00FF.

\section*{Related Information}

Eixed-Point-Processor .
Fixed-Point Move to or from Special-Purpose Registers lnstructions.

\section*{mul (Multiply) Instruction}

\section*{Purpose}

Multiplies the contents of two general-purpose registers and stores the result in a third general-purpose register.

Note: The mul instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & OE \\
\hline \(22-30\) & 107 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline mul & RA, \(R, ~ R A\) \\
\hline mul. & RT, \(R\), \(R\) B \\
\hline mulo & RT, \(R\), \(R\) R \\
\hline ulo. & B7, BA, BA \\
\hline
\end{tabular}

\section*{Description}

The mul instruction multiplies the contents of general-purpose register (GPR) RA and GPR RB, and stores bits 0-31 of the result in the target GPR RT and bits 32-63 of the result in the MQ Register.

The mul instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline mul & 0 & None & 0 & None \\
\hline mul. & 0 & None & 1 & LT,GT,EQ,SO \\
\hline mulo & 1 & SO,OV & 0 & None \\
\hline mulo. & 1 & SO,OV & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the mul instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction sets the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register to 1 if the product is greater than 32 bits. If the syntax form sets the Record (Rc) bit to 1, then the Less Than (LT) zero, Greater Than (GT) zero and Equal To (EQ) zero bits in Condition Register Field 0 reflect the result in the low-order 32 bits of the MQ Register.

\section*{Parameters}
\(R T \quad\) Specifies target general-purpose register where the result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code multiplies the contents of GPR 4 by the contents of GPR 10 and stores the result in GPR 6 and the MQ Register:
\# Assume GPR 4 contains \(0 x 00000003\). \# Assume GPR 10 contains \(0 x 00000002\). mul 6,4,10 \# MQ Register now contains \(0 x 00000006\). \# GPR 6 now contains \(0 x 00000000\).
2. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6 and the MQ Register, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0x0000 4500.

# Assume GPR 10 contains 0x8000 7000.

mul. 6,4,10

# MQ Register now contains 0x1E30 0000.

# GPR 6 now contains 0xFFFF DD80.

# Condition Register Field 0 now contains 0x4.

```
3. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6 and the MQ Register, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 00004500\).
\# Assume GPR 10 contains \(0 x 80007000\).
\# Assume XER \(=0\).
mulo 6,4,10
\# MQ Register now contains \(0 x 1 E 300000\).
\# GPR 6 now contains 0xFFFF DD80.
\# XER now contains 0xc000 0000.
4. The following code multiplies the contents of GPR 4 by the contents of GPR 10 , stores the result in GPR 6 and the MQ Register, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 00004500\).
\# Assume GPR 10 contains \(0 \times 80007000\).
\# Assume XER \(=0\).
mulo. 6,4,10
\# MQ Register now contains 0x1E30 0000.
\# GPR 6 now contains 0xFFFF DD80.
\# Condition Register Field 0 now contains \(0 x 5\).
\# XER now contains 0xc000 0000.

\section*{Related Information}

The mulhw (Multiply High Word) instruction, mulhwil (Multiply High Word Unsigned) instruction, mulli or muli (Multiply Low Immediate) instruction, mullw or muls (Multiply Low Word) instruction.

Eixed-Point-Processor.
Fixed-Point Arithmetic_Instructions .
Using Milicode Routines.

\section*{mulhd (Multiply High Double Word) Instruction}

\section*{Purpose}

Multiply two 64-bit values together. Place the high-order 64 bits of the result into a register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & D Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline 21 & 0 \\
\hline \(22-30\) & 73 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
mulhd \(\quad B \pi, B A(R c=0)\)
mulhd. \(\quad \mathbb{R}, ~ \mathbb{R A}, ~ R B(R c=1)\)

\section*{Description}

The 64-bit operands are the contents of general purpose registers (GPR) RA and RB. The high-order 64 bits of the 128 -bit product of the operands are placed into RT.

Both the operands and the product are interpreted as signed integers.
This instruction may execute faster on some implementations if \(R B\) contains the operand having the smaller absolute value.

\section*{Parameters}

RT Specifies target general-purpose register for the result of the computation.
RA Specifies source general-purpose register for an operand.
RB Specifies source general-purpose register for an operand.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{mulhdu (Multiply High Double Word Unsigned) Instruction}

\section*{Purpose}

Multiply 2 unsigned 64 -bit values together. Place the high-order 64 bits of the result into a register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & D \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline 21 & 0 \\
\hline \(22-30\) & 9 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
mulhdu \(\quad R \pi, B A, B B=0)\)
mulhdu. \(\quad R A, R A, R B(R c=1)\)

\section*{Description}

Both the operands and the product are interpreted as unsigned integers, except that if \(\mathrm{Rc}=1\) (the mulhw. instruction) the first three bits of the condition register 0 field are set by signed comparison of the result to zero.

The 64-bit operands are the contents of \(R A\) and \(R B\). The low-order 64 bits of the 128 -bit product of the operands are placed into \(R T\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)
Note: The setting of CRO bits LT, GT, and EQ is mode-dependent, and reflects overflow of the 64-bit result.

This instruction may execute faster on some implementations if \(R B\) contains the operand having the smaller absolute value.

\section*{Parameters}

RT Specifies target general-purpose register for the result of the computation.
\(R A \quad\) Specifies source general-purpose register for the multiplicand.
\(R B \quad\) Specifies source general-purpose register for the multiplier.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{mulhw (Multiply High Word) Instruction}

\section*{Purpose}

Computes the most significant 32 bits of the 64 -bit product of two 32-bit integers.
Note: The mulhw instruction is supported only in the PowerPC architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & \(/\) \\
\hline \(22-30\) & 75 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
\begin{tabular}{ll} 
mulhw \\
mulhw. & \(R A\), \\
\(B A\) & \(R A\) \\
\(R A\) & \(R B\)
\end{tabular}

\section*{Description}

The mulhw instruction multiplies the contents of general-purpose register (GPR) RA and GPR RB and places the most significant 32 bits of the 64-bit product in the target GPR RT. Both the operands and the product are interpreted as signed integers.

The mulhw instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|}
\hline Syntax Form & Record Bit (Rc) & Condition Register Field 0 \\
\hline mulhw & 0 & None \\
\hline mulhw. & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

If the syntax form sets the Record (Rc) bit to 1, then the Less Than (LT) zero, Greater Than (GT) zero and Equal To (EQ) zero bits in Condition Register Field 0 reflect the result placed in GPR RT, and the Summary Overflow (SO) bit is copied from the XER to the SO bit in Condition Register Field 0.

\section*{Parameters}
\(R T \quad\) Specifies target general-purpose register where the result of operation is stored.
RA Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}
1. The following code multiplies the contents of GPR 4 by the contents of GPR 10 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 00000003\).
\# Assume GPR 10 contains \(0 x 00000002\).
mulhw 6,4,10
\# GPR 6 now contains \(0 x 00000000\).
2. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 00004500\).
\# Assume GPR 10 contains \(0 x 80007000\).
\# Assume \(\operatorname{XER}(\mathrm{SO})=0\).
mulhw. 6,4,10
\# GPR 6 now contains 0xFFFF DD80.
\# Condition Register Field 0 now contains \(0 \times 4\).

\section*{Related Information}

The mull (Multiply) instruction, mulhwu (Multiply High Word Unsigned) instruction, mullil or muli (Multiply Low Immediate) instruction, mullw or muls (Multiply Low Word) instruction.

Eixed-Point Processor .
Fixed-Point Arithmetic Instructions.

\section*{mulhwu (Multiply High Word Unsigned) Instruction}

\section*{Purpose}

Computes the most significant 32 bits of the 64 -bit product of two unsigned 32 -bit integers.
Note: The mulhwu instruction is supported only in the PowerPC architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & \(/\) \\
\hline \(22-30\) & 11 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC \\ mulhwu \(\quad B 7, R A, R B\)}

\section*{PowerPC \\ mulhwu. \(\quad B C, B A, B A\)}

\section*{Description}

The mulhwu instruction multiplies the contents of general-purpose register (GPR) RA and GPR RB and places the most significant 32 bits of the 64-bit product in the target GPR RT. Both the operands and the product are interpreted as unsigned integers.

Note: Although the operation treats the result as an unsigned integer, the setting of the Condition Register Field 0 for the Less Than (LT) zero, Greater Than (GT) zero, and Equal To (EQ) zero bits are interpreted as signed integers.

The mulhwu instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|}
\hline Syntax Form & Record Bit (Rc) & Condition Register Field 0 \\
\hline mulhwu & 0 & None \\
\hline mulhwu. & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

If the syntax form sets the Record (Rc) bit to 1, then the Less Than (LT) zero, Greater Than (GT) zero and Equal To (EQ) zero bits in Condition Register Field 0 reflect the result placed in GPR RT, and the Summary Overflow (SO) bit is copied from the XER to the SO bit in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}
1. The following code multiplies the contents of GPR 4 by the contents of GPR 10 and stores the result in GPR 6:
\# Assume GPR 4 contains 0x0000 0003.
\# Assume GPR 10 contains \(0 x 00000002\).
mulhwu 6,4,10
\# GPR 6 now contains \(0 x 00000000\).
2. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 00004500\).
\# Assume GPR 10 contains \(0 x 80007000\).
\# Assume XER(SO) \(=0\).
mulhwu. 6,4,10
\# GPR 6 now contains \(0 x 00002280\).
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

The mul (Multiply) instruction, mulhw (Multiply High Word) instruction, mullil or muli (Multiply Low Immediate) instruction, mullw or muls (Multiply Low Word) instruction.

Fixed-Point Processor .
Fixed-Point Arithmetic_Instructions .

\section*{mulld (Multiply Low Double Word) Instruction}

\section*{Purpose}

Multiply 2 64-bit values together. Place the low-order 64 bits of the result into a register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & D Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline 21 & OE \\
\hline \(22-30\) & 233 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
mulld \(B Z, B A, B B(O E=0 \mathrm{Rc}=0)\)
mulld. \(\quad B 7, B A, B B(O E=0 \mathrm{Rc}=1)\)
mulldo \(\quad R Z, B A, B B(O E=1 \mathrm{Rc}=0)\)
mulldo. \(\quad B A, B A, B B(O E=1 R c=1)\)

\section*{Description}

The 64-bit operands are the contents of general purpose registers (GPR) RA and RB. The low-order 64 bits of the 128-bit product of the operands are placed into RT.

Both the operands and the product are interpreted as signed integers. The low-order 64 bits of the product are independent of whether the operands are regarded as signed or unsigned 64-bit integers. If \(\mathrm{OE}=1\) (the mulldo and mulldo. instructions), then OV is set if the product cannot be represented in 64 bits.

This instruction may execute faster on some implementations if \(R B\) contains the operand having the smaller absolute value.

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)
Note: CR0 field may not reflect the infinitely precise result if overflow occurs (see XER below).
- XER:

Affected: SO, OV (if OE = 1)
Note: The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 64-bit result.

\section*{Parameters}

RT Specifies target general-purpose register for the rsult of the computation.
\(R A \quad\) Specifies source general-purpose register for an operand.
RB Specifies source general-purpose register for an operand.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{mulli or muli (Multiply Low Immediate) Instruction}

\section*{Purpose}

Multiplies the contents of a general-purpose register by a 16-bit signed integer and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 07 \\
\hline \(6-10\) & RT Value \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & SI \\
\hline
\end{tabular}

\section*{PowerPC}
mulli \(\quad B A, B A\),

\section*{POWER family}
muli
BT, 有A, 红

\section*{Description}

The mulli and muli instructions sign extend the \(S I\) field to 32 bits and then multiply the extended value by the contents of general-purpose register (GPR) RA. The least significant 32 bits of the 64 -bit product are placed in the target GPR RT.

The mulli and muli instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.
SI Specifies 16-bit signed integer for operation.

\section*{Examples}

The following code multiplies the contents of GPR 4 by 10 and places the result in GPR 6:
\# Assume GPR 4 holds \(0 x 00003000\).
mulli 6,4,10
\# GPR 6 now holds 0x0001 E000.

\section*{Related Information}

The mul (Multiply) instruction, mulhw (Multiply High Word) instruction, mulhwd (Multiply High Word Unsigned) instruction, mullw or muls (Multiply Low Word) instruction.

Fixed-Point Processor.

Fixed-Point Arithmetic Instructions.

\section*{mullw or muls (Multiply Low Word) Instruction}

\section*{Purpose}

Computes the least significant 32 bits of the 64-bit product of two 32-bit integers.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & OE \\
\hline \(22-30\) & 235 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
mullw \(\quad R \pi, R B\)
mullw. \(B \pi, B A\)
mullwo \(\quad \mathbb{R}, ~ \sqrt{R A}\)
mullwo. \(\quad R \pi, R A, R B\)

\section*{POWER family}
muls \(\quad B \pi, \boxed{R A}, \sqrt{R B}\)
muls. \(\quad \mathbb{R}, ~ \mathbb{R A}, ~ \mathbb{R B}\)
mulso \(\quad B \pi, ~ R A, ~ R B\)
mulso. \(\quad \mathbb{R}, \mathbb{R A}, \mathbb{R}\)

\section*{Description}

The mullw and muls instructions multiply the contents of general-purpose register (GPR) RA by the contents of GPR RB, and place the least significant 32 bits of the result in the target GPR RT.

The mullw instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The muls instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline mullw & 0 & None & 0 & None \\
\hline mullw. & 0 & None & 1 & LT,GT,EQ \\
\hline mullwo & 1 & SO,OV & 0 & None \\
\hline mullwo. & 1 & SO,OV & 1 & LT,GT,EQ \\
\hline muls & 0 & None & 0 & None \\
\hline muls. & 0 & None & LT,GT,EQ \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline mulso & 1 & SO,OV & 0 & None \\
\hline mulso. & 1 & SO,OV & 1 & LT,GT,EQ \\
\hline
\end{tabular}

The four syntax forms of the mullw instruction, and the four syntax forms of the muls instruction, never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction sets the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register to 1 if the result is too large to be represented in 32 bits. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\begin{tabular}{ll}
\(R T\) & Specifies target general-purpose register where result of operation is stored. \\
\(R A\) & Specifies source general-purpose register for operation. \\
\(R B\) & Specifies source general-purpose register for operation.
\end{tabular}

\section*{Examples}
1. The following code multiplies the contents of GPR 4 by the contents of GPR 10 and stores the result in GPR 6:
\# Assume GPR 4 holds 0x0000 3000. \# Assume GPR 10 holds \(0 x 00007000\). mullw 6,4,10 \# GPR 6 now holds 0x1500 0000.
2. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds \(0 x 00004500\).
\# Assume GPR 10 holds \(0 x 00007000\).
\# Assume \(\operatorname{XER}(\mathrm{SO})=0\).
mullw. 6,4,10
\# GPR 6 now holds 0x1E30 0000.
\# Condition Register Field 0 now contains \(0 x 4\).
3. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 4500.
\# Assume GPR 10 holds \(0 x 00070000\).
\# Assume XER \(=0\).
mullwo 6,4,10
\# GPR 6 now holds 0xE300 0000.
\# XER now contains 0xc000 0000
4. The following code multiplies the contents of GPR 4 by the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 holds 0x0000 4500.
\# Assume GPR 10 holds 0x7FFF FFFF.
\# Assume XER \(=0\).
mullwo. 6,4,10
\# GPR 6 now holds 0xFFFF BB00.
\# XER now contains 0xc000 0000
\# Condition Register Field 0 now contains \(0 x 9\).

\section*{Related Information}

The mul (Multiply) instruction, mulhw (Multiply High Word) instruction, mulhwd (Multiply High Word Unsigned) instruction, mulli or muli (Multiply Low Immediate) instruction.

Fixed-Point Processor.

Eixed-PointArithmetic_Instructions.

\section*{nabs (Negative Absolute) Instruction}

\section*{Purpose}

Negates the absolute value of the contents of a general-purpose register and stores the result in another general-purpose register.

Note: The nabs instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & \(/ / /\) \\
\hline 21 & OE \\
\hline \(22-30\) & 488 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{ll} 
nabs & \(R \pi, R A\) \\
nabs. & \(R \pi, R A\) \\
nabso & \(R \pi, R A\) \\
nabso. & \(R H, R A\)
\end{tabular}

\section*{Description}

The nabs instruction places the negative absolute value of the contents of general-purpose register (GPR) \(R A\) into the target GPR RT.

The nabs instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE \()\)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline nabs & 0 & None & 0 & None \\
\hline nabs. & 0 & None & 1 & LT,GT,EQ,SO \\
\hline nabso & 1 & SO,OV & 0 & None \\
\hline nabso. & 1 & SO,OV & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the nabs instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the Summary Overflow (SO) bit is unchanged and the Overflow (OV) bit is set to zero. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code takes the negative absolute value of the contents of GPR 4 and stores the result in GPR 6:
```


# Assume GPR 4 contains 0x0000 3000.

```
nabs 6,4
\# GPR 6 now contains 0xFFFF D000.
2. The following code takes the negative absolute value of the contents of GPR 4, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xFFFF FFFF. nabs. 6,4 \# GPR 6 now contains 0xFFFF FFFF.
3. The following code takes the negative absolute value of the contents of GPR 4, stores the result in GPR 6, and sets the Overflow bit in the Fixed-Point Exception Register to 0:
\# Assume GPR 4 contains \(0 x 00000001\). nabso 6,4 \# GPR 6 now contains 0xFFFF FFFF.
4. The following code takes the negative absolute value of the contents of GPR 4, stores the result in GPR 6, sets Condition Register Field 0 to reflect the result of the operation, and sets the Overflow bit in the Fixed-Point Exception Register to 0:
\# Assume GPR 4 contains \(0 \times 80000000\). nabso 6,4 \# GPR 6 now contains \(0 \times 80000000\).

\section*{Related Information}

\section*{Fixed-Point Processor.}

Fixed-Point Arithmetic Instructions.

\section*{nand (NAND) Instruction}

\section*{Purpose}

Logically complements the result of ANDing the contents of two general-purpose registers and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 476 \\
\hline 31 & Rc \\
\hline
\end{tabular}
nand \(\quad B A, B A, B B\)
nand. \(\mathbb{B A}, \overrightarrow{R S}, \sqrt{B E}\)

\section*{Description}

The nand instruction logically ANDs the contents of general-purpose register (GPR) \(R S\) with the contents of GPR RB and stores the complement of the result in the target GPR RA.

The nand instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline nand & None & None & 0 & None \\
\hline nand. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the nand instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code complements the result of ANDing the contents of GPR 4 and GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\). \# Assume GPR 7 contains 0x789A 789B. nand 6,4,7 \# GPR 6 now contains 0xEFFF CFFF.
2. The following code complements the result of ANDing the contents of GPR 4 and GPR 7, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 7 contains 0x789A 789B.
nand. 6,4,7
\# GPR 6 now contains 0xCFFF CFFF.

\section*{Related Information}

Fixed-Point Processor.

Eixed-Point ل_ogical_lnstructions.

\section*{neg (Negate) Instruction}

\section*{Purpose}

Changes the arithmetic sign of the contents of a general-purpose register and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & \(/ / \prime\) \\
\hline 21 & OE \\
\hline \(22-30\) & 104 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline neg & Bh, \(B A\) \\
\hline neg. & B7, 8 \\
\hline nego & B7, BA \\
\hline nego. & Bh, \(B A\) \\
\hline
\end{tabular}

\section*{Description}

The neg instruction adds 1 to the one's complement of the contents of a general-purpose register (GPR) \(R A\) and stores the result in GPR RT.

If GPR RA contains the most negative number (that is, \(0 \times 80000000\) ), the result of the instruction is the most negative number and signals the Overflow bit in the Fixed-Point Exception Register if OE is 1.

The neg instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline neg & 0 & None & 0 & None \\
\hline neg. & 0 & None & 1 & LT,GT,EQ,SO \\
\hline nego & 1 & SO,OV & 0 & None \\
\hline nego. & 1 & SO,OV & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the neg instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code negates the contents of GPR 4 and stores the result in GPR 6 :
\# Assume GPR 4 contains \(0 \times 90003000\).
neg 6,4
\# GPR 6 now contains 0x6FFF D000.
2. The following code negates the contents of GPR 4, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0x789A 789B.
neg. 6,4
\# GPR 6 now contains \(0 \times 87658765\).
3. The following code negates the contents of GPR 4, stores the result in GPR 6, and sets the Fixed-Point Exception Register Summary Overflow and Overflow bits to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times 90003000\).
nego 6,4
\# GPR 6 now contains 0x6FFF D000.
4. The following code negates the contents of GPR 4, stores the result in GPR 6, and sets Condition Register Field 0 and the Fixed-Point Exception Register Summary Overflow and Overflow bits to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times 80000000\).
nego. 6,4
\# GPR 6 now contains \(0 \times 80000000\).

\section*{Related Information}

Fixed-Point Processor.
Eixed-PointArithmetic_Instructions.

\section*{nor (NOR) Instruction}

\section*{Purpose}

Logically complements the result of ORing the contents of two general-purpose registers and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 124 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

nor
$R A, R S, R B$
nor. $\quad R A, R, R B$

```

See Extended_Mnemonics of Fixed-Point _-ogical_nstructions for more information.

\section*{Description}

The nor instruction logically ORs the contents of general-purpose register (GPR) \(R S\) with the contents of GPR RB and stores the complemented result in GPR RA.

The nor instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline nor & None & None & 0 & None \\
\hline nor. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the nor instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code NORs the contents of GPR 4 and GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 6 contains 0x789A 789B.
nor 6,4,7
\# GPR 7 now contains \(0 x 07658764\).
2. The following code NORs the contents of GPR 4 and GPR 7, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 7 contains 0x789A 789B. nor. 6,4,7
\# GPR 6 now contains 0x0761 8764.

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point Logical Instructions.

\section*{or (OR) Instruction}

\section*{Purpose}

Logically ORs the contents of two general-purpose registers and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(R S\) \\
\hline \(11-15\) & \(R A\) \\
\hline \(16-20\) & \(R B\) \\
\hline \(21-30\) & 444 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Bits & Value \\
\hline 31 & Rc \\
\hline
\end{tabular}


See Extended_Mnemonics of Fixed-Point_logica_Instructions for more information.

\section*{Description}

The or instruction logically ORs the contents of general-purpose register (GPR) RS with the contents of GPR \(R B\) and stores the result in GPR RA.

The or instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline or & None & None & 0 & None \\
\hline or. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the or instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code logically ORs the contents of GPR 4 and GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains 0x789A 789B.
or 6,4,7
\# GPR 6 now contains 0xF89A 789B.
2. The following code logically ORs the contents of GPR 4 and GPR 7, loads the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 7 contains 0x789A 789B.
or. 6,4,7
\# GPR 6 now contains 0xF89E 789B.

\section*{Related Information}

Fixed-Point Processorl.
Eixed-Point _ogical_Instructions .

\section*{orc (OR with Complement) Instruction}

\section*{Purpose}

Logically ORs the contents of a general-purpose register with the complement of the contents of another general-purpose register and stores the result in a third general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 412 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{ll} 
orc & \(B A\), \\
orc. & \(B S, B A\) \\
\hline\(B A\), & \(B A\)
\end{tabular}

\section*{Description}

The orc instruction logically ORs the contents of general-purpose register (GPR) RS with the complement of the contents of GPR RB and stores the result in GPR RA.

The orc instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline orc & None & None & 0 & None \\
\hline orc. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the orc instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code logically ORs the contents of GPR 4 with the complement of the contents of GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains 0x789A 789B, whose
\# complement is 0x8765 8764.
orc 6,4,7
\# GPR 6 now contains \(0 \times 9765\) B764.
2. The following code logically ORs the contents of GPR 4 with the complement of the contents GPR 7, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 7 contains 0x789A 789B, whose
\# complement is \(0 \times 87658764\).
orc. 6,4,7
\# GPR 6 now contains \(0 \times B 765\) B764.

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point_1ogical_Instructions.

\section*{ori or oril (OR Immediate) Instruction}

\section*{Purpose}

Logically ORs the lower 16 bits of the contents of a general-purpose register with a 16-bit unsigned integer and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 24 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & UI \\
\hline
\end{tabular}

\section*{PowerPC}
ori
\(B A, B S, \square\)

POWER family
oril
\(B A, B S\)

See Extended Mnemonics of Fixed-Point I Ogical_Instructions for more information.

\section*{Description}

The ori and oril instructions logically OR the contents of general-purpose register (GPR) RS with the concatenation of \(x^{\prime} 0000\) ' and a 16 -bit unsigned integer, \(U I\), and place the result in GPR RA.

The ori and oril instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.

\section*{Examples}

The following code ORs the lower 16 bits of the contents of GPR 4 with \(0 \times 0079\) and stores the result in GPR 6 :
\# Assume GPR 4 contains \(0 x 90003000\).
ori 6,4,0x0079
\# GPR 6 now contains \(0 x 90003079\).

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point_Logica_Instructions

\section*{oris or oriu (OR Immediate Shifted) Instruction}

\section*{Purpose}

Logically ORs the upper 16 bits of the contents of a general-purpose register with a 16-bit unsigned integer and stores the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 25 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & UI \\
\hline
\end{tabular}

\section*{PowerPC \\ oris \(\quad B A, B S\), 四}
```

POWER family
oriu
RA, RS, U

```

\section*{Description}

The oris and oriu instructions logically OR the contents of general-purpose register (GPR) \(R S\) with the concatenation of a 16 -bit unsigned integer, \(U I\), and x'0000' and store the result in GPR RA.

The oris and oriu instructions have one syntax form and do not affect Condition Register Field 0 or the Fixed-Point Exception Register.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
UI Specifies a16-bit unsigned integer for operation.

\section*{Examples}

The following code ORs the upper 16 bits of the contents of GPR 4 with \(0 \times 0079\) and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
oris 6,4,0x0079
\# GPR 6 now contains \(0 x 90793000\).

\section*{Related Information}

Eixed-Point-Processor .
Eixed-Point_Logical_Instructions.

\section*{rac (Real Address Compute) Instruction}

\section*{Purpose}

Translates an effective address into a real address and stores the result in a general-purpose register.
Note: The rac instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 818 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
rac B\#, BA, BB
rac. }B|,BA,B

```

\section*{Description}

The rac instruction computes an effective address (EA) from the sum of the contents of general-purpose register (GPR) RA and the contents of GPR RB, and expands the EA into a virtual address.

If \(R A\) is not 0 and if \(R A\) is not \(R T\), then the rac instruction stores the EA in GPR \(R A\), translates the result into a real address, and stores the real address in GPR RT.

Consider the following when using the rac instruction:
- If GPR RA is 0 , then EA is the sum of the contents of GPR \(R B\) and 0 .
- EA is expanded into its virtual address and translated into a real address, regardless of whether data translation is enabled.
- If the translation is successful, the EQ bit in the condition register is set and the real address is placed in GPR RT.
- If the translation is unsuccessful, the EQ bit is set to 0 , and 0 is placed in GPR RT.
- If the effective address specifies an I/O address, the EQ bit is set to 0 , and 0 is placed in GPR RT.
- The reference bit is set if the real address is not in the Translation Look-Aside buffer (TLB).

The rac instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rac & None & None & 0 & None \\
\hline rac & None & None & 1 & EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the rac instruction do not affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction effects the Equal (EQ) and Summary Overflow (SO) bit in Condition Register Field 0.

Note: The hardware may first search the Translation Look-Aside buffer for the address. If this fails, the Page Frame table must be searched. In this case, it is not necessary to load a Translation Look-Aside buffer entry.

\section*{Parameters}

RT Specifies the target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies the source general-purpose register for EA calculation.
RB Specifies the source general-purpose register for EA calculation.

\section*{Security}

The rac instruction instruction is privileged.

\section*{Related Information}

\section*{Processing and Storage}

\section*{rfi (Return from Interrupt) Instruction}

\section*{Purpose}

Reinitializes the Machine State Register and continues processing after an interrupt.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 19 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-20\) & \(/ / /\) \\
\hline \(21-30\) & 50 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{rfi}

\section*{Description}

The rfi instruction places bits 16-31 of Save Restore Register1 (SRR1) into bits 16-31 of the Machine State Register (MSR), and then begins fetching and processing instructions at the address contained inSave Restore Register0 (SRR0), using the new MSR value.

If the Link bit (LK) is set to 1 , the contents of the Link Register are undefined.
The rfi instruction has one syntax form and does not affect Condition Register Field 0 or the Fixed-Point Exception Register.

\section*{Security}

The rfi instruction is privileged and synchronizing.

\section*{Related Information}

\section*{Branch Processor .}

\section*{rfid (Return from Interrupt Double Word) Instruction}

\section*{Purpose}

Reinitializes the Machine State Register and continues processing after an interrupt.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 19 \\
\hline \(6-10\) & 00000 \\
\hline \(11-15\) & 00000 \\
\hline \(16-20\) & 00000 \\
\hline \(21-30\) & 18 \\
\hline 31 & 0 \\
\hline
\end{tabular}

\section*{rfid}

\section*{Description}

Bits 0, 48-55, 57-59, and 62-63 from the Save Restore Register 1 (SRR1) are placed into the corresponding bits of the Machine State Register (MSR). If the new MSR value does not enable any pending exceptions, then the next instruction is fetched under control of the new MSR value. If the SF bit in the MSR is 1, the address found in bits 0-61 of SRR0 (fullword aligned address) becomes the next instruction address. If the SF bit is zero, then bits 32-61 of SRRO, concatenated with zeros to create a word-aligned adderss, are placed in the low-order 32-bits of SRRO. The high-order 32 bits are cleared. If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRRO by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred.

Other registers altered:
- MSR

\section*{Security}

The rfid instruction is privileged and synchronizing.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation causes an illegal instruction type program exception.

\section*{rfsvc (Return from SVC) Instruction}

\section*{Purpose}

Reinitializes the Machine State Register and starts processing after a supervisor call (svc).
Note: The rfsvc instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 19 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-20\) & \(/ / I\) \\
\hline \(21-30\) & 82 \\
\hline 31 & LK \\
\hline
\end{tabular}

\section*{POWER family}
rfsvc

\section*{Description}

The rfsvc instruction reinitializes the Machine State Register (MSR) and starts processing after a supervisor call. This instruction places bits 16-31 of the Count Register into bits 16-31 of the Machine State Register (MSR), and then begins fetching and processing instructions at the address contained in the Link Register, using the new MSR value.

If the Link bit (LK) is set to 1 , then the contents of the Link Register are undefined.
The rfsve instruction has one syntax form and does not affect Condition Register Field 0 or the Fixed-Point Exception Register.

\section*{Security}

The rfsve instruction is privileged and synchronizing.

\section*{Related Information}

The svd (Supervisor Call) instruction.

\section*{Branch Processor .}

\footnotetext{
System Call-Instructions .
}

\section*{rldcl (Rotate Left Double Word then Clear Left) Instruction}

\section*{Purpose}

Rotate the contents of a general purpose register left by the number of bits specified by the contents of another general purpose register. Generate a mask that is ANDed with the result of the shift operation. Store the result of this operation in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-26\) & mb \\
\hline \(27-30\) & 8 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
rldcl BA, BS, BB, MB (Rc=0)
rldcl. }BA,BS,BB,MB (Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) \(R S\) are rotated left the number of bits specified by the operand in the low-order six bits of RB. A mask is generated having 1 bits from bit \(M B\) through bit 63 and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into \(R A\).

Note that the rldcl instruction can be used to extract and rotate bit fields using the methods shown below:
- To extract an n-bit field, that starts at variable bit position b in register \(R S\), right-justified into \(R A\) (clearing the remaining \(64-\mathrm{n}\) bits of \(R A\) ), set the low-order six bits of \(R B\) to \(\mathrm{b}+\mathrm{n}\) and \(M B=64-\mathrm{n}\).
- To rotate the contents of a register left by variable n bits, set the low-order six bits of \(R B\) to n and \(M B=\) 0 , and to shift the contents of a register right, set the low-order six bits of \(R B\) to( \(64-\mathrm{n}\) ), and \(M B=0\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}

RA Specifies the target general purpose register for the result of the instruction.
\(R S \quad\) Specifies the source general purpose register containing the operand.
RB Specifies the source general purpose register containing the shift value.
MB Specifies the begin value (bit number) of the mask for the operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{rldicl (Rotate Left Double Word Immediate then Clear Left) Instruction}

\section*{Purpose}

This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.
Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A Value \\
\hline \(16-20\) & sh \\
\hline \(21-26\) & mb \\
\hline \(27-29\) & 0 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC64}


\section*{Description}

The contents of \(r S\) are rotated left the number of bits specified by operand SH . A mask is generated having 1 bits from bit MB through bit 63 and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into rA.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Note that rldicl can be used to extract, rotate, shift, and clear bit fields using the methods shown below:
To extract an n-bit field, that starts at bit position b in rS, right-justified into rA (clearing the remaining 64 \(n\) bits of \(r A\) ), set \(S H=b+n\) and \(M B=64-n\).

To rotate the contents of a register left by n bits, set \(\mathrm{SH}=\mathrm{n}\) and \(\mathrm{MB}=0\); to rotate the contents of a register right by \(n\) bits, set \(\mathrm{SH}=(64-n)\), and \(M B=0\).

To shift the contents of a register right by \(n\) bits, set \(\mathrm{SH}=64-\mathrm{n}\) and \(\mathrm{MB}=\mathrm{n}\).
To clear the high-order \(n\) bits of a register, set \(S H=0\) and \(M B=n\).

\section*{Other registers altered:}
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}
```

rA ***DESCRIPTION***
rS ***DESCRIPTION***

```

\section*{Examples}

\section*{Related Information}
rldcr (Rotate Left Double Word then Clear Right) Instruction

\section*{Purpose}

Rotate the contents of a general purpose register left by the number of bits specified by the contents of another general purpose register. Generate a mask that is ANDed with the result of the shift operation. Store the result of this operation in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-26\) & me \\
\hline \(27-30\) & 9 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

rldcr BA, BS, BG, MA (Rc=0)
rldcr.

```

\section*{Description}

The contents of general purpose register (GPR) \(R S\) are rotated left the number of bits specified by the low-order six bits of RB. A mask is generated having 1 bits from bit 0 through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into \(R A\).

Note that ridcr can be used to extract and rotate bit fields using the methods shown below:
- To extract an n-bit field, that starts at variable bit position b in register \(R S\), left-justified into \(R A\) (clearing the remaining \(64-\mathrm{n}\) bits of \(R A\) ), set the low-order six bits of \(R B\) to b and \(M E=\mathrm{n}-1\).
- To rotate the contents of a register left by variable n bits, set the low-order six bits of \(R B\) to n and \(M E=\) 63 , and to shift the contents of a register right, set the low-order six bits of \(R B\) to(64-n), and \(M E=63\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}

RS SH Specifies shift value for operation. MB Specifies begin value of mask for operation. ME BM Specifies value of 32-bit mask
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies the source general purpose register containing the shift value.
ME Specifies end value of mask for operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{rldic (Rotate Left Double Word Immediate then Clear) Instruction}

\section*{Purpose}

The contents of a general purpose register are rotated left a specified number of bits, then masked with a bit-field to clear some number of low-order and high-order bits. The result is placed in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & sh \\
\hline \(21-26\) & mb \\
\hline \(27-29\) & 2 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
rldicl BA, BS, SH, ME (Rc=0)
rldicl. }BA,BS,SB,MB(Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) RS are rotated left the number of bits specified by operand \(S H\). A mask is generated having 1 bits from bit \(M B\) through bit \(63-S H\) and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into GPR RA

Note that rldic can be used to clear and shift bit fields using the methods shown below:
- To clear the high-order b bits of the contents of a register and then shift the result left by n bits, set SH \(=\mathrm{n}\) and \(M B=\mathrm{b}-\mathrm{n}\).
- To clear the high-order n bits of a register, set \(S H=0\) and \(M B=\mathrm{n}\).

Other registers altered:
- Condition Register (CRO field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}

RA Specifies the target general purpose register for the result of the instruction.
RS Specifies the source general purpose register containing the operand.
SH Specifies the (immediate) shift value for the operation.
MB Specifies the begin value of the bit-mask for the operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.
rIdicl (Rotate Left Double Word Immediate then Clear Left) Instruction

\section*{Purpose}

Rotate the contents of a general purpose register left by a specified number of bits, clearing a specified number of high-order bits. The result is placed in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & sh \\
\hline \(21-26\) & mb \\
\hline \(27-29\) & 0 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{ll} 
rldicl & \(\boxed{B A}, \boxed{B S}, \widehat{S A}, \overline{M B}(\mathrm{Rc}=0)\) \\
rldicl. & \(\boxed{B A}, \boxed{B S}, \overline{S A}, M B(\mathrm{Rc}=1)\)
\end{tabular}

\section*{Description}

The contents of general purpose register RS are rotated left the number of bits specified by operand SH. A mask is generated containing 1 bits from bit \(M B\) through bit 63 and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into GPR RA.

Note that rldicl can be used to extract, rotate, shift, and clear bit fields using the methods shown below:
- To extract an n-bit field, which starts at bit position b in \(R S\), right-justified into GPR RA (clearing the remaining \(64-\mathrm{n}\) bits of GPR \(R A\) ), set \(S H=\mathrm{b}+\mathrm{n}\) and \(M B=64-\mathrm{n}\).
- To rotate the contents of a register left by n bits, set \(S H=\mathrm{n}\) and \(M B=0\); to rotate the contents of a register right by n bits, set \(S H=(64-\mathrm{n})\), and \(M B=0\).
- To shift the contents of a register right by n bits, set \(S H=64-\mathrm{n}\) and \(M B=\mathrm{n}\).
- To clear the high-order n bits of a register, set \(S H=0\) and \(M B=\mathrm{n}\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}
\(R A \quad\) Specifies the target general purpose register for the result of the instruction.
RS Specifies the source general purpose register containing the operand.
SH Specifies the (immediate) shift value for the operation.
MB Specifies the begin value (bit number) of the mask for the operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{rldicr (Rotate Left Double Word Immediate then Clear Right) Instruction}

\section*{Purpose}

Rotate the contents of a general purpose register left by the number of bits specified by an immediate value. Clear a specified number of low-order bits. Place the results in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & sh \\
\hline \(21-26\) & me \\
\hline \(27-29\) & 1 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

rldicr BA, BS, SA,ME (Rc=0)
rldicr. }|A,BS,SB,MB(Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) RS are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit 0 through bit \(M E\) and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into GPR RA.

Note that rldicr can be used to extract, rotate, shift, and clear bit fields using the methods shown below:
- To extract an n-bit field, that starts at bit position b in GPR \(R S\), left-justified into GPR \(R A\) (clearing the remaining \(64-\mathrm{n}\) bits of GPR \(R A\) ), set \(S H=\mathrm{b}\) and \(M E=\mathrm{n}-1\).
- To rotate the contents of a register left (right) by n bits, set \(S H=\mathrm{n}(64-\mathrm{n})\) and \(M E=63\).
- To shift the contents of a register left by n bits, by setting \(S H=\mathrm{n}\) and \(M E=63-\mathrm{n}\).
- To clear the low-order n bits of a register, by setting \(S H=0\) and \(M E=63-\mathrm{n}\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}

RA Specifies the target general purpose register for the result of the instruction.
\(R S \quad\) Specifies the source general purpose register containing the operand.
SH Specifies the (immediate) shift value for the operation.
ME Specifies the end value (bit number) of the mask for the operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{rldimi (Rotate Left Double Word Immediate then Mask Insert)}

Instruction

\section*{Purpose}

The contents of a general purpose register are rotated left a specified number of bits. A generated mask is used to insert a specified bit-field into the corresponding bit-field of another general purpose register.

Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 30 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & sh \\
\hline 2126 & mb \\
\hline \(27-29\) & 3 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline rldimi & \(\triangle A, B C, ~ S B, ~ M G B(R c=0)\) \\
\hline rldimi. & \(\triangle B, ~ B S, ~ S B, ~ M A B(R c=1)\) \\
\hline
\end{tabular}

\section*{Description}

The contents of general purpose register (GPR) RS are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit \(M B\) through bit \(63-S H\) and 0 bits elsewhere. The rotated data is inserted into \(R A\) under control of the generated mask.

Note that rldimi can be used to insert an n-bit field, that is right-justified in \(R S\), into \(R A\) starting at bit position b , by setting \(S H=64-(\mathrm{b}+\mathrm{n})\) and \(M B=\mathrm{b}\).

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}

RA Specifies the target general purpose register for the result of the instruction.
RS Specifies the source general purpose register containing the operand.
SH Specifies the (immediate) shift value for the operation.
MB Specifies the begin value of the bit-mask for the operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{rlmi (Rotate Left Then Mask Insert) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by the number of bits specified in another general-purpose register and stores the result in a third general-purpose register under the control of a generated mask.

Note: The rlmi instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 22 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-25\) & MB \\
\hline \(26-30\) & ME \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline rımi & BA, \(B\), \(B\), MA, ME, \\
\hline rımi. & BA, BS, BA, MA, \\
\hline rımi & \(\square A, B S, B, B M\) \\
\hline rımi. & \(\boxed{B A}, ~ \boxed{~ S ~}, ~ B G, ~ B M\) \\
\hline
\end{tabular}

See Extended Mnemonics of Fixed-Point Rotate and Shift Instructions for more information.

\section*{Description}

The rImi instruction rotates the contents of the source general-purpose register (GPR) RS to the left by the number of bits specified by bits \(27-31\) of GPR RB and then stores the rotated data in GPR RA under control of a 32-bit generated mask defined by the values in Mask Begin (MB) and Mask End (ME).

Consider the following when using the rlmi instruction:
- If a mask bit is 1 , the instruction places the associated bit of rotated data in GPR RA; if a mask bit is 0 , the GPR RA bit remains unchanged.
- If the \(M B\) value is less than the \(M E\) value +1 , then the mask bits between and including the starting point and the end point are set to ones. All other bits are set to zeros.
- If the \(M B\) value is the same as the \(M E\) value +1 , then all 32 mask bits are set to ones.
- If the \(M B\) value is greater than the \(M E\) value +1 , then all of the mask bits between and including the \(M E\) value +1 and the \(M B\) value -1 are set to zeros. All other bits are set to ones.

The parameter \(B M\) can also be used to specify the mask for this instruction. The assembler will generate the \(M B\) and \(M E\) parameters from \(B M\).

The rlmi instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rlmi & None & None & 0 & None \\
\hline rlmi. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the rlmi instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies general-purpose register that contains number of bits for rotation of data.
\(M B \quad\) Specifies begin value of mask for operation.
ME Specifies end value of mask for operation.
BM Specifies value of 32-bit mask.

\section*{Examples}
1. The following code rotates the contents of GPR 4 by the value contained in bits 27-31 in GPR 5 and stores the masked result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains \(0 x 00000002\).
\# Assume GPR 6 contains 0xFFFF FFFF.
rlmi 6,4,5,0,0x1D
\# GPR 6 now contains \(0 \times 4000\) C003.
\# Under the same conditions
\# rlmi 6,4,5,0xFFFFFFFC
\# will produce the same result.
2. The following code rotates the contents of GPR 4 by the value contained in bits 27-31 in GPR 5, stores the masked result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0xB004 3000.

# Assume GPR 5 contains 0x0000 0002.

# GPR 6 is the target register and contains 0xFFFF FFFF.

rlmi. 6,4,5,0,0x1D

# GPR 6 now contains 0xC010 C003.

```
\# CRF 0 now contains \(0 x 8\).
\# Under the same conditions
\# rlmi. 6,4,5,0xFFFFFFFF
\# will produce the same result.

\section*{Related Information}

Fixed-Point Processor .

Fixed-Point_Rotate_and_Shift_Instructions.

\section*{rlwimi or rlimi (Rotate Left Word Immediate Then Mask Insert) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits and stores the result in another general-purpose register under the control of a generated mask.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 20 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-25\) & ME \\
\hline \(26-30\) & MB \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
rlwimi \(\quad \triangle A, \boxed{B A}, \boxed{S B}, \triangle B, \triangle B A\)
rlwimi. \(\quad \boxed{R A}, \boxed{R S}, \boxed{S A}, \overrightarrow{M A}, M A\)
rlwimi \(\quad \triangle A, B S, S B, B M\)
rlwimi. \(\quad \mathbb{B A}, \mathbb{B S}, \mathbb{S A}, \sqrt{B D}\)

\section*{POWER family}
\begin{tabular}{ll} 
rlimi & \(B A, B S, S A, M A, M B\) \\
rlimi. & \(B A, B S, S A, M B, M A\) \\
rlimi & \(B A, B S, S A, B M\) \\
rlimi. & \(B A, B S, S B, B A\)
\end{tabular}

See Extended Mnemonics of Fixed-Point Rotate_and_Shift Instructions for more information.

\section*{Description}

The rlwimi and rlimi instructions rotate left the contents of the source general-purpose register (GPR) RS by the number of bits by the SH parameter and then store the rotated data in GPR RA under control of a 32-bit generated mask defined by the values in Mask Begin (MB) and Mask End (ME). If a mask bit is 1, the instructions place the associated bit of rotated data in GPR RA; if a mask bit is 0 , the GPR RA bit remains unchanged.

Consider the following when using the rlwimi and rlimi instructions:
- If the \(M B\) value is less than the \(M E\) value +1 , then the mask bits between and including the starting point and the end point are set to ones. All other bits are set to zeros.
- If the MB value is the same as the ME value + 1, then all 32 mask bits are set to ones.
- If the \(M B\) value is greater than the \(M E\) value +1 , then all of the mask bits between and including the \(M E\) value +1 and the \(M B\) value -1 are set to zeros. All other bits are set to ones.

The BM parameter can also be used to specify the mask for these instructions. The assembler will generate the \(M B\) and \(M E\) parameters from the \(B M\) value.

The rlwimi and rlimi instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rlwimi & None & None & 0 & None \\
\hline rlwimi. & None & None & 1 & LT,GT,EQ,SO \\
\hline rlimi & None & None & 0 & None \\
\hline rlimi. & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The syntax forms of the rlwimi and rlimi instructions never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies shift value for operation.
MB Specifies begin value of mask for operation.
ME Specifies end value of mask for operation.
BM Specifies value of 32-bit mask.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 2 bits and stores the masked result in GPR 6:
```


# Assume GPR 4 contains 0x9000 3000.

# Assume GPR 6 contains 0x0000 0003.

rlwimi 6,4,2,0,0x1D

# GPR 6 now contains 0x4000 C003.

# Under the same conditions

# rlwimi 6,4,2,0xFFFFFFFF

# will produce the same result.

```
2. The following code rotates the contents of GPR 4 to the left by 2 bits, stores the masked result in GPR 6 , and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0x789A 789B.

# Assume GPR 6 contains 0x3000 0003.

rlwimi. 6,4,2,0,0x1A

# GPR 6 now contains 0xE269 E263.

# CRF 0 now contains 0x8.

# Under the same conditions

# rlwimi. 6,4,2,0xFFFFFFE0

# will produce the same result.

```

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Rotate_and Shift Instructions.

\section*{rlwinm or rlinm (Rotate Left Word Immediate Then AND with Mask) Instruction}

\section*{Purpose}

Logically ANDs a generated mask with the result of rotating left by a specified number of bits in the contents of a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 21 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-25\) & MB \\
\hline \(26-30\) & ME \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
\begin{tabular}{|c|c|}
\hline rlwinm & \(\triangle A, B S, S A, M E\) \\
\hline rlwinm. & \(\triangle A, B S, S B, M B\) \\
\hline rlwinm & \(\triangle A, B C, S A, B M\) \\
\hline rlwinm. & \(\triangle A, \square S, S B, B M\) \\
\hline
\end{tabular}

\section*{POWER family}
rlinm
\(B A, B S, S B, M B, M B\)
rlinm. \(\quad B A, B S, S H, M B, M B\)
rlinm \(\quad B A, B S, S A, B M\)
rlinm. \(\quad B A, B S, S B, B M\)

See Extended_Mnemonics_of_Fixed-Point_Rotate_and_Shift_Instructions for more information.

\section*{Description}

The rlwinm and rlinm instructions rotate left the contents of the source general-purpose register (GPR) \(R S\) by the number of bits specified by the SH parameter, logically AND the rotated data with a 32-bit generated mask defined by the values in Mask Begin \((M B)\) and Mask End \((M E)\), and store the result in GPR RA.

Consider the following when using the rlwinm and rlinm instructions:
- If the \(M B\) value is less than the \(M E\) value +1 , then the mask bits between and including the starting point and the end point are set to ones. All other bits are set to zeros.
- If the \(M B\) value is the same as the \(M E\) value +1 , then all 32 mask bits are set to ones.
- If the \(M B\) value is greater than the \(M E\) value +1 , then all of the mask bits between and including the \(M E\) value +1 and the \(M B\) value -1 are set to zeros. All other bits are set to ones.

The BM parameter can also be used to specify the mask for these instructions. The assembler will generate the \(M B\) and \(M E\) parameters from the \(B M\) value.

The rlwinm and rlinm instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rlwinm & None & None & 0 & None \\
\hline rlwinm. & None & None & 1 & LT,GT,EQ,SO \\
\hline rlinm & None & None & 0 & None \\
\hline rlinm. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The syntax forms of the rlwinm and rlinm instructions never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies shift value for operation.
MB Specifies begin value of mask for operation.
ME Specifies end value of mask for operation.
BM Specifies value of 32-bit mask.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 2 bits and logically ANDs the result with a mask of 29 ones:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 6 contains 0xFFFF FFFF.
rlwinm 6,4,2,0,0x1D
\# GPR 6 now contains \(0 x 4000\) C000.
\# Under the same conditions
\# rlwinm 6,4,2,0xFFFFFFFC
\# will produce the same result.
2. The following code rotates the contents of GPR 4 to the left by 2 bits, logically ANDs the result with a mask of 29 ones, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 6 contains 0xFFFF FFFF.
rlwinm. 6,4,2,0,0x1D
\# GPR 6 now contains 0xC010 C000.
\# CRF 0 now contains \(0 x 8\).
\# Under the same conditions
\# rlwinm. 6,4,2,0xFFFFFFFC
\# will produce the same result.

\section*{Related Information}

Fixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{rlwnm or rInm (Rotate Left Word Then AND with Mask) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by the number of bits specified in another general-purpose register, logically ANDs the rotated data with the generated mask, and stores the result in a third general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 23 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-25\) & MB \\
\hline \(26-30\) & ME \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
rlwnm \(\quad B A, B S, B A, M B, M A\)
rlwnm. \(\quad B A, \triangle S, ~ B A, M A, M B\)
rlwnm \(\quad B A, B S, S B, B M\)
rlwnm. \(\quad B A, B S, S B, B M\)

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline rinm & BA, BS, \(R 1, M B\) \\
\hline rinm. & \(\square B A, ~ B S, ~ R B, ~ M B\), \\
\hline rinm & \(\triangle A, B S, S B, B M\) \\
\hline rinm. & \(\triangle B A, B S, S B, B M\) \\
\hline
\end{tabular}

See Extended Mnemonics of Fixed-Point Rotate and Shift_Instructions for more information.

\section*{Description}

The rlwnm and rinm instructions rotate the contents of the source general-purpose register (GPR) RS to the left by the number of bits specified by bits 27-31 of GPR RB, logically AND the rotated data with a 32-bit generated mask defined by the values in Mask Begin (MB) and Mask End (ME), and store the result in GPR RA.

\section*{Consider the following when using the rlwnm and rinm instructions:}
- If the \(M B\) value is less than the \(M E\) value +1 , then the mask bits between and including the starting point and the end point are set to ones. All other bits are set to zeros.
- If the \(M B\) value is the same as the \(M E\) value +1 , then all 32 mask bits are set to ones.
- If the \(M B\) value is greater than the \(M E\) value +1 , then all of the mask bits between and including the \(M E\) value +1 and the \(M B\) value -1 are set to zeros. All other bits are set to ones.

The \(B M\) parameter can also be used to specify the mask for these instructions. The assembler will generate the \(M B\) and \(M E\) parameters from the \(B M\) value.

The rlwnm and rinm instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE \()\)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rlwnm & None & None & 0 & None \\
\hline rlwnm. & None & None & 1 & LT,GT,EQ,SO \\
\hline rInm & None & None & 0 & None \\
\hline rInm. & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The syntax forms of the rlwnm and rinm instructions never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies general-purpose register that contains number of bits for rotation of data.
MB Specifies begin value of mask for operation.
ME Specifies end value of mask for operation.
SH Specifies shift value for operation.
BM Specifies value of 32-bit mask.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 2 bits, logically ANDs the result with a mask of 29 ones, and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains \(0 x 00000002\).
\# Assume GPR 6 contains 0xFFFF FFFF.
rlwnm 6,4,5,0,0x1D
\# GPR 6 now contains \(0 x 4000\) C000.
\# Under the same conditions
\# rlwnm 6,4,5,0xFFFFFFFC
\# will produce the same result.
2. The following code rotates GPR 4 to the left by 2 bits, logically ANDs the result with a mask of 29 ones, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0xB004 3000.

# Assume GPR 5 contains 0x0000 0002.

# Assume GPR 6 contains 0xFFFF FFFFF.

rlwnm. 6,4,5,0,0x1D

# GPR 6 now contains 0xC010 C000.

# CRF 0 now contains 0x8.

# Under the same conditions

# rlwnm. 6,4,5,0xFFFFFFFFC

# will produce the same result.

```

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{rrib (Rotate Right and Insert Bit) Instruction}

\section*{Purpose}

Rotates bit 0 in a general-purpose register to the right by the number of bits specified by another general-purpose register and stores the rotated bit in a third general-purpose register.

Note: The rrib instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 537 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

rrib BA, RS, RB
rrib. BA, BS, BB

```

\section*{Description}

The rrib instruction rotates bit 0 of the source general-purpose register (GPR) \(R S\) to the right by the number of bits specified by bits 27-31 of GPR RB and then stores the rotated bit in GPR RA.

The rrib instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline rrib & None & None & 0 & None \\
\hline rrib. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the rrib instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies general-purpose register that contains the number of bits for rotation of data.

\section*{Examples}
1. The following code rotates bit 0 of GPR 5 to the right by 4 bits and stores its value in GPR 4:
```


# Assume GPR 5 contains 0x0000 0000.

# Assume GPR 6 contains 0x0000 0004.

# Assume GPR 4 contains 0xFFFF FFFF.

rrib 4,5,6

# GPR 4 now contains 0xF7FF FFFF.

```
2. The following code rotates bit 0 of GPR 5 to the right by 4 bits, stores its value in GPR 4, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 5 contains 0xB004 3000.
\# Assume GPR 6 contains 0x0000 0004.
\# Assume GPR 4 contains \(0 x 00000000\).
rrib. 4,5,6
\# GPR 4 now contains \(0 x 08000000\).

\section*{Related Information}

Fixed-Point Processor .

Fixed-Point Rotate and Shift_Instructions.

\section*{sc (System Call) Instruction}

\section*{Purpose}

Calls the system to provide a service.
Note: The sc instruction is supported only in the PowerPC architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 17 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-29\) & \(/ / /\) \\
\hline 30 & 1 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}

\section*{sc}

\section*{Description}

The sc instruction causes a system call interrupt. The effective address (EA) of the instruction following the sc instruction is placed into the Save Restore Register 0 (SRRO). Bits \(0,5-9\), and 16-31 of the Machine State Register (MSR) are placed into the corresponding bits of Save Restore Register 1 (SRR1). Bits 1-4 and 10-15 of SRR1 are set to undefined values.

The sc instruction has one syntax form. The syntax form does not affect the Machine State Register.
Note: The sc instruction has the same op code as the svd (Supervisor Call) instruction.

\section*{Related Information}

\section*{The svd (Supervisor Call) instruction.}

Branch Processor .
System Calllanstructions.
Eunctional Differences for POWER family and PowerPC Instructions.

\section*{si (Subtract Immediate) Instruction}

\section*{Purpose}

Subtracts the value of a signed integer from the contents of a general-purpose register and places the result in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 12 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & SI \\
\hline
\end{tabular}
si
BT, \(B A, S I N T\)

\section*{Description}

The si instruction subtracts the 16 -bit signed integer specified by the SINT parameter from the contents of general-purpose register (GPR) \(R A\) and stores the result in the target GPR RT. This instruction has the same effect as the ai instruction used with a negative SINT value. The assembler negates SINT and places this value (SI) in the machine instruction:
ai RT,RA,-SINT
The si instruction has one syntax form and can set the Carry Bit of the Fixed-Point Exception Register; it never affects Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register for operation.
\(R A \quad\) Specifies source general-purpose register for operation.
SINT Specifies 16-bit signed integer for operation.
SI Specifies the negative of the SINT value.

\section*{Examples}

The following code subtracts 0xFFFF F800 from the contents of GPR 4, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
```


# Assume GPR 4 contains 0x0000 0000

si 6,4,0xFFFFF800

# GPR 6 now contains 0x0000 0800

# This instruction has the same effect as

# ai 6,4,-0xFFFFF800.

```

\section*{Related Information}

The addic or ai (Add Immediate Carrying) instruction.
Branch Processor .
Fixed-Point Arithmetic Instructions.

\section*{si. (Subtract Immediate and Record) Instruction}

\section*{Purpose}

Subtracts the value of a signed integer from the contents of a general-purpose register and places the result in a second general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 13 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & SI \\
\hline
\end{tabular}
si. \(\quad B 7, \boxed{B A}, \boxed{S I N T}\)

\section*{Description}

The si. instruction subtracts the 16 -bit signed integer specified by the SINT parameter from the contents of general-purpose register (GPR) RA and stores the result into the target GPR RT. This instruction has the same effect as the ai. instruction used with a negative SINT. The assembler negates SINT and places this value (SI) in the machine instruction:
ai. RT,RA,-SINT
The si. instruction has one syntax form and can set the Carry Bit of the Fixed-Point Exception Register. This instruction also affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, or Summary Overflow (SO) bit in Condition Register Field 0.

\section*{Parameters}
\(R T \quad\) Specifies target general-purpose register for operation.
\(R A \quad\) Specifies source general-purpose register for operation.
SINT Specifies 16-bit signed integer for operation.
SI Specifies the negative of the SINT value.

\section*{Examples}

The following code subtracts 0xFFFF F800 from the contents of GPR 4, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF.
si. 6,4,0xFFFFF800
\# GPR 6 now contains 0xF000 07FF.
\# This instruction has the same effect as
\# ai. 6,4,-0xFFFFF800.

\section*{Related Information}

The addic. or ai. (Add Immediate Carrying and Record) instruction.
Fixed-Point-Processor .

Fixed-Pمint_Arithmetic_Instructions .

\section*{sId (Shift Left Double Word) Instruction}

\section*{Purpose}

Shift the contents of a general purpose register left by the number of bits specified by the contents of another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 27 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
sld \(\quad R A, R S, R B(O E=0 \quad R c=0)\)
sid. \(\quad \boxed{R A}, \boxed{B S}, \boxed{B B}(O E=0 \quad R c=1)\)

\section*{Description}

The contents of general purpose register (GPR) RS are shifted left the number of bits specified by the low-order seven bits of GPR RB. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into GPR RA. Shift amounts from 64 to 127 give a zero result.

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register for the result of the operation.
\(R S \quad\) Specifies source general-purpose register containing the operand for thr shift operation.
RB The low-order seven bits specify the distance to shift the operand.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{sle (Shift Left Extended) Instruction}

\section*{Purpose}

Shifts the contents of a general-purpose register to the left by a specified number of bits, puts a copy of the rotated data in the MQ Register, and places the result in another general-purpose register.

Note: The sle instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 153 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{ll} 
sle & \(R A, R S\), \\
sle. & \(B A\) \\
s, & \(B A\)
\end{tabular}

\section*{Description}

The sle instruction rotates the contents of the source general-purpose register (GPR) \(R S\) to the left by \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB. The instruction also stores the rotated word in the MQ Register and the logical AND of the rotated word and the generated mask in GPR RA. The mask consists of 32 minus \(N\) ones followed by \(N\) zeros.

The sle instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sle & None & None & 0 & None \\
\hline sle. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sle instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 4 bits, places a copy of the rotated data in the MQ Register, and places the result of ANDing the rotated data with a mask into GPR 6:
\# Assume GPR 4 contains \(0 \times 90003000\).
\# Assume GPR 5 contains \(0 x 00000004\).
sle 6,4,5
\# GPR 6 now contains 0x0003 0000.
\# The MQ Register now contains \(0 x 00030009\).
2. The following code rotates the contents of GPR 4 to the left by 4 bits, places a copy of the rotated data in the MQ Register, places the result of ANDing the rotated data with a mask into GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 5 contains 0x0000 0004.
sle. 6,4,5
\# GPR 6 now contains 0x0043 0000.
\# The MQ Register now contains 0x0043 000B.
\# Condition Register Field 0 now contains \(0 \times 4\).

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Rotate and Shift_Instructions.

\section*{sleq (Shift Left Extended with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges the result with the contents of the MQ Register under control of a mask, and places the rotated word in the MQ Register and the masked result in another general-purpose register.

Note: The sleq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 217 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{ll} 
sleq & \(R A, R S, R B\) \\
sleq. & \(R A, R S, R B\)
\end{tabular}

\section*{Description}

The sleq instruction rotates the contents of the source general-purpose register (GPR) \(R S\) left \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB. The instruction merges the rotated word with the contents of the MQ Register under control of a mask, and stores the rotated word in the MQ Register and merged word in GPR RA. The mask consists of 32 minus \(N\) ones followed by \(N\) zeros.

The sleq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sleq & None & None & 0 & None \\
\hline sleq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sleq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 4 bits, merges the rotated data with the contents of the MQ Register under a generated mask, and places the rotated word in the MQ Register and the result in GPR 6 :
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains \(0 x 00000004\).
\# Assume the MQ Register contains 0xFFFF FFFF. sleq 6,4,5 \# GPR 6 now contains 0x0003 000F.
\# The MQ Register now contains \(0 x 00030009\).
2. The following code rotates the contents of GPR 4 to the left by 4 bits, merges the rotated data with the contents of the MQ Register under a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 5 contains \(0 \times 00000004\).
\# Assume the MQ Register contains 0xFFFF FFFF. sleq. 6,4,5
\# GPR 6 now contains 0x0043 000F. \# The MQ Register now contains 0x0043 000B.
\# Condition Register Field 0 now contains \(0 \times 4\).
Related Information
Fixed-Point Processor.
Eixed-Point Rotate_and Shift Instructions.

\section*{sliq (Shift Left Immediate with MQ) Instruction}

\section*{Purpose}

Shifts the contents of a general-purpose register to the left by a specified number of bits in an immediate value, and places the rotated contents in the MQ Register and the result in another general-purpose register.

Note: The sliq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 184 \\
\hline 31 & Rc \\
\hline
\end{tabular}


\section*{Description}

The sliq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by \(N\) bits, where \(N\) is the shift amount specified by \(S H\). The instruction stores the rotated word in the MQ Register and the logical AND of the rotated word and places the generated mask in GPR RA. The mask consists of 32 minus \(N\) ones followed by \(N\) zeros.

The sliq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sliq & None & None & 0 & None \\
\hline sliq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sliq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
SH Specifies immediate value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 20 bits, ANDs the rotated data with a generated mask, and places the rotated word into the MQ Register and the result in GPR 6:
\# Assume GPR 4 contains \(0 \times 12345678\).
sliq 6,4,0x14
\# GPR 6 now contains \(0 x 67800000\).
\# MQ Register now contains 0x6781 2345.
2. The following code rotates the contents of GPR 4 to the left by 16 bits, ANDs the rotated data with a generated mask, places the rotated word into the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```

\# Assume GPR 4 contains $0 x 12345678$.

```
sliq. 6,4,0x10
\# GPR 6 now contains \(0 x 56780000\).
\# The MQ Register now contains 0x5678 1234.
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{slliq (Shift Left Long Immediate with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits in an immediate value, merges the result with the contents of the MQ Register under control of a mask, and places the rotated word in the MQ Register and the masked result in another general-purpose register.

Note: The slliq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 248 \\
\hline 31 & Rc \\
\hline
\end{tabular}

POWER family
\(\begin{array}{ll}\text { slliq } & B A, \\ \text { slliq } & B S, S H \\ R A, ~ & S H\end{array}\)

\section*{Description}

The slliq instruction rotates the contents of the source general-purpose register (GPR) \(R S\) to the left by \(N\) bits, where \(N\) is the shift amount specified in \(S H\), merges the result with the contents of the MQ Register, and stores the rotated word in the MQ Register and the final result in GPR RA. The mask consists of 32 minus \(N\) ones followed by \(N\) zeros.

The slliq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline slliq & None & None & 0 & None \\
\hline slliq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the slliq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies immediate value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 3 bits, merges the rotated data with the contents of the MQ Register under a generated mask, and places the rotated word in the MQ Register and the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume the MQ Register contains 0xFFFF FFFF.
slliq 6,4,0x3
\# GPR 6 now contains \(0 x 80018007\).
\# The MQ Register now contains 0x8001 8004.
2. The following code rotates the contents of GPR 4 to the left by 4 bits, merges the rotated data with the contents of the MQ Register under a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume the MQ Register contains 0xFFFF FFFF. slliq. 6,4,0x4
\# GPR 6 now contains 0x0043 000F.
\# The MQ Register contains 0x0043 000B.
\# Condition Register Field 0 now contains \(0 \times 4\).

\section*{Related Information}

Eixed-Point-Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{sllq (Shift Left Long with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by the number of bits specified in a general-purpose register, merges either the rotated data or a word of zeros with the contents of the MQ Register, and places the result in a third general-purpose register.

Note: The sliq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 216 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Bits & \multicolumn{1}{|c|}{ Value } \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

sllq
sllq.

```

\section*{Description}

The sllq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB. The merge depends on the value of bit 26 in GPR RB.

Consider the following when using the sllq instruction:
- If bit 26 of GPR RB is 0 , then a mask of \(N\) zeros followed by 32 minus \(N\) ones is generated. The rotated word is then merged with the contents of the MQ Register under the control of this generated mask.
- If bit 26 of GPR RB is 1 , then a mask of \(N\) ones followed by 32 minus \(N\) zeros is generated. A word of zeros is then merged with the contents of the MQ Register under the control of this generated mask.

The resulting merged word is stored in GPR RA. The MQ Register is not altered.
The sllq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sllq & None & None & 0 & None \\
\hline sllq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sllq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 4 bits, merges a word of zeros with the contents of the MQ Register under a mask, and places the merged result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains 0x0000 0024.
\# Assume MQ Register contains 0xABCD EFAB.
sllq 6,4,5
\# GPR 6 now contains 0xABCD EFA0.
\# The MQ Register remains unchanged.
2. The following code rotates the contents of GPR 4 to the left by 4 bits, merges the rotated data with the contents of the MQ Register under a mask, places the merged result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 5 contains 0x0000 0004.
\# Assume MQ Register contains 0xFFFF FFFF.
sllq. 6,4,5
\# GPR 6 now contains 0x0043 000F.
\# The MQ Register remains unchanged.
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate_and_Shift_Instructions.

\section*{slq (Shift Left with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by the number of bits specified in a general-purpose register, places the rotated word in the MQ Register, and places the logical AND of the rotated word and a generated mask in a third general-purpose register.

Note: The slq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 152 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
slq BA, RS, RB
slq. }\quadBA,BS,B

```

\section*{Description}

The slq instruction rotates the contents of the source general-purpose register (GPR) \(R S\) to the left by \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, and stores the rotated word in the MQ Register. The mask depends on bit 26 of GPR RB.

Consider the following when using the slq instruction:
- If bit 26 of GPR \(R B\) is 0 , then a mask of 32 minus \(N\) ones followed by \(N\) zeros is generated.
- If bit 26 of GPR RB is 1 , then a mask of all zeros is generated.

This instruction then stores the logical AND of the rotated word and the generated mask in GPR RA.
The slq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline slq & None & None & 0 & None \\
\hline slq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the slq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 4 bits, places the rotated word in the MQ Register, and places logical AND of the rotated word and the generated mask in GPR 6:
\# Assume GPR 4 contains \(0 \times 90003000\).
\# Assume GPR 5 contains \(0 \times 00000024\).
slq 6,4,5
\# GPR 6 now contains 0x0000 0000.
\# The MQ Register now contains 0x0003 0009.
2. The following code rotates the contents of GPR 4 to the left by 4 bits, places the rotated word in the MQ Register, places logical AND of the rotated word and the generated mask in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 5 contains \(0 x 00000004\).
slq. 6,4,5
\# GPR 6 now contains \(0 x 00430000\).
\# The MQ Register now contains 0x0043 000B.
\# Condition Register Field 0 now contains \(0 \times 4\).

\section*{Related Information}

Fixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{slw or sl (Shift Left Word) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits and places the masked result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 24 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
\begin{tabular}{|c|c|}
\hline slw & RA, RS, RE \\
\hline slw & \(\square A, ~ R S, ~ R E\) \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline sl & RA, RS, RA \\
\hline sl. & \(B A, B C, B B\) \\
\hline
\end{tabular}

\section*{Description}

The slw and slinstructions rotate the contents of the source general-purpose register (GPR) RS to the left \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, and store the logical AND of the rotated word and the generated mask in GPR RA.

Consider the following when using the slw and sl instructions:
- If bit 26 of GPR RB is 0 , then a mask of \(32-N\) ones followed by \(N\) zeros is generated.
- If bit 26 of GPR RB is 1 , then a mask of all zeros is generated.

The slw and sl instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline slw & None & None & 0 & None \\
\hline slw. & None & None & 1 & LT,GT,EQ,SO \\
\hline sl & None & None & 0 & None \\
\hline sl. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the slw instruction, and the two syntax forms of the sl instruction, never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, these instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 15 bits and stores the result of ANDing the rotated data with a generated mask in GPR 6:
```


# Assume GPR 5 contains 0x0000 002F.

# Assume GPR 4 contains 0xFFFF FFFF

slw 6,4,5

# GPR 6 now contains 0x0000 0000.

```
2. The following code rotates the contents of GPR 4 to the left by 5 bits, stores the result of ANDing the rotated data with a generated mask in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 5 contains \(0 x 00000005\).
slw. 6,4,5
\# GPR 6 now contains \(0 x 00860000\).
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{srad (Shift Right Algebraic Double Word) Instruction}

\section*{Purpose}

Algebraically shift the contents of a general purpose register right by the number of bits specified by the contents of another general purpose register. Place the result of the operation in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 794 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

srad
BA, BS, BG (Rc=0)
srad. }|A,RS,RB(Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) \(R S\) are shifted right the number of bits specified by the low-order seven bits of GPR RB. Bits shifted out of position 63 are lost. Bit 0 of GPR \(R S\) is replicated to fill the vacated positions on the left. The result is placed into GRP RA. XER[CA] is set if GPR RS is negative and any 1 bits are shifted out of position 63; otherwise XER[CA] is cleared. A shift amount of zero causes GRP RA to be set equal to GPR RS, and XER[CA] to be cleared. Shift amounts from 64 to 127 give a result of 64 sign bits in GRP \(R A\), and cause XER[CA] to receive the sign bit of GPR \(R S\).

Note that the srad instruction, followed by addze, can by used to divide quickly by \(2^{* *} \mathrm{n}\). The setting of the CA bit, by srad, is independent of mode.

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)
- XER:

Affected: CA

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register for the result of the operation.
RS Specifies source general-purpose register containing the operand for thr shift operation.
RB Specifies the distance to shift the operand.

\section*{Implementation}

This instruction is defined only for 64 -bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{sradi (Shift Right Algebraic Double Word Immediate) Instruction}

\section*{Purpose}

Algebraically shift the contents of a general purpose register right by the number of bits specified by the immediate value. Place the result of the operation in another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & sh \\
\hline \(21-29\) & 413 \\
\hline 30 & sh \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
sradi BA, BS, SH}(\textrm{Rc}=0
sradi. }|R,|S,SH(Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of GPR RS is replicated to fill the vacated positions on the left. The result is placed into GPR RA. XER[CA] is set if GPR RS is negative and any 1 bits are shifted out of position 63; otherwise XER[CA] is cleared. A shift amount of zero causes GPR RA to be set equal to GPR RS, and XER[CA] to be cleared.

Note that the sradi instruction, followed by addze, can by used to divide quickly by \(2^{* *}\). The setting of the CA bit, by sradi, is independent of mode.

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)
- XER:

Affected: CA

\section*{Parameters}

RA Specifies target general-purpose register for the result of the operation.
RS Specifies source general-purpose register containing the operand for the shift operation.
SH Specifies shift value for operation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{sraiq (Shift Right Algebraic Immediate with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges the rotated data with a word of 32 sign bits from that general-purpose register under control of a generated mask, and places the rotated word in the MQ Register and the merged result in another general-purpose register.

Note: The sraiq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 952 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family \\ \begin{tabular}{|c|c|}
\hline sraiq &  \\
\hline sraiq. & \(\sqrt{R A}, \overrightarrow{B S}, \sqrt{S H}\) \\
\hline
\end{tabular}

\section*{Description}

The sraiq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified by \(S H\), merges the rotated data with a word of 32 sign bits from GPR RS under control of a generated mask, and stores the rotated word in the MQ Register and the merged result in GPR RA. A word of 32 sign bits is generated by taking the sign bit of a GPR and repeating it 32 times to make a full word. This word can be either \(0 \times 00000000\) or 0xFFFF FFFF depending on the value of the GPR. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

This instruction then ANDs the rotated data with the complement of the generated mask, ORs the 32-bit result together, and ANDs the bit result with bit 0 of GPR RS to produce the Carry bit (CA).

The sraiq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0 .
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sraiq & None & CA & 0 & None \\
\hline sraiq. & None & CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sraiq instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies immediate value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times 90003000\).
sraiq 6,4,0x4
\# GPR 6 now contains 0xF900 0300.
\# MQ now contains 0x0900 0300.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times B 0043000\).
sraiq. 6,4,0x4
\# GPR 6 now contains 0xFB00 4300.
\# MQ now contains 0x0B00 4300.
\# Condition Register Field 0 now contains \(0 x 8\).

\section*{Related Information}

The addze or aze (Add to Zero Extended) instruction.
Fixed-Point Processor .

Fixed-Point Rotate_and Shift Instructions.

\section*{sraq (Shift Right Algebraic with MQ) Instruction}

\section*{Purpose}

Rotates a general-purpose register a specified number of bits to the left, merges the result with a word of 32 sign bits from that general-purpose register under control of a generated mask, and places the rotated word in the MQ Register and the merged result in another general-purpose register.

Note: The sraq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 920 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
log

```

\section*{Description}

The sraq instruction rotates the contents of the source general-purpose register (GPR) \(R S\) to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB. The instruction then merges the rotated data with a word of 32 sign bits from GPR \(R S\) under control of a generated mask and stores the merged word in GPR RA. The rotated word is stored in the MQ Register. The mask depends on the value of bit 26 in GPR RB.

Consider the following when using the sraq instruction:
- If bit 26 of GPR RB is 0 , then a mask of \(N\) zeros followed by 32 minus \(N\) ones is generated.
- If bit 26 of GPR RB is 1 , then a mask of all zeros is generated.

A word of 32 sign bits is generated by taking the sign bit of a GPR and repeating it 32 times to make a full word. This word can be either \(0 x 00000000\) or 0xFFFF FFFF depending on the value of the GPR.

This instruction then ANDs the rotated data with the complement of the generated mask, ORs the 32-bit result together, and ANDs the bit result with bit 0 of GPR \(R S\) to produce the Carry bit (CA).

The sraq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sraq & None & CA & 0 & None \\
\hline sraq. & None & CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sraq instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, places the result in GPR 6 and the rotated word in the MQ Register, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains \(0 x 00000024\).
sraq 6,4,7
\# GPR 6 now contains 0xFFFF FFFF.
\# The MQ Register now contains 0x0900 0300.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, places the result in GPR 6 and the rotated word in the MQ Register, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 7 contains 0x0000 0004.
sraq. 6,4,7
\# GPR 6 now contains 0xFB00 4300.
\# The MQ Register now contains 0x0B00 4300.
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

\section*{Fixed-Point Processor .}

Fixed-Point Rotate and Shift Instructions.

\section*{sraw or sra (Shift Right Algebraic Word) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges the rotated data with a word of 32 sign bits from that register under control of a generated mask, and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 792 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
\begin{tabular}{|c|c|}
\hline sraw & BA, RS, BE \\
\hline sraw. & \(\boxed{B A}, ~ \boxed{R S}, \mathrm{BR}^{\text {a }}\) \\
\hline
\end{tabular}

POWER family
\begin{tabular}{|c|c|}
\hline sra & BA BS, B \\
\hline sra. & \(\boxed{B A}\), BS, \(B\) \\
\hline
\end{tabular}

\section*{Description}

The sraw and sra instructions rotate the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, and merge the rotated word with a word of 32 sign bits from GPR RS under control of a generated mask. A word of 32 sign bits is generated by taking the sign bit of a GPR and repeating it 32 times to make a full word. This word can be either \(0 x 00000000\) or 0xFFFF FFFF depending on the value of the GPR.

The mask depends on the value of bit 26 in GPR RB.
Consider the following when using the sraw and sra instructions:
- If bit 26 of GPR RB is zero, then a mask of \(N\) zeros followed by 32 minus \(N\) ones is generated.
- If bit 26 of GPR \(R B\) is one, then a mask of all zeros is generated.

The merged word is placed in GPR RA. The sraw and sra instructions then AND the rotated data with the complement of the generated mask, OR the 32-bit result together, and AND the bit result with bit 0 of GPR \(R S\) to produce the Carry bit (CA).

The sraw and sra instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sraw & None & CA & 0 & None \\
\hline sraw. & None & CA & 1 & LT,GT,EQ,SO \\
\hline sra & None & CA & 0 & None \\
\hline sra. & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sraw instruction, and the two syntax forms of the sra instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x9000 3000.
\# Assume GPR 5 contains \(0 x 00000024\).
sraw 6,4,5
\# GPR 6 now contains 0xFFFF FFFF.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 5 contains \(0 x 00000004\).
sraw. 6,4,5
\# GPR 6 now contains 0xFB00 4300.
\# Condition Register Field 0 now contains \(0 x 8\).

\section*{Related Information}

The laddze or aze (Add to Zero Extended) instruction.
Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions.

\section*{srawi or srai (Shift Right Algebraic Word Immediate) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register a specified number of bits to the left, merges the rotated data with a word of 32 sign bits from that register under control of a generated mask, and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 824 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline PowerPC & \\
\hline srawi & BA, \(R\) S, \(S\) \\
\hline srawi. & \(\triangle B A, ~ \triangle S, ~ S H\) \\
\hline
\end{tabular}

POWER family
\begin{tabular}{|c|c|}
\hline srai & BA, \(B\),,\(~ S H\) \\
\hline & \(\boxed{B A}, \boxed{R S},{ }^{\text {SH}}\) \\
\hline
\end{tabular}

\section*{Description}

The srawi and srai instructions rotate the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified by \(S H\), merge the rotated data with a word of 32 sign bits from GPR RS under control of a generated mask, and store the merged result in GPR \(R A\). A word of 32 sign bits is generated by taking the sign bit of a GPR and repeating it 32 times to make a full word. This word can be either \(0 \times 00000000\) or 0xFFFF FFFF depending on the value of the GPR. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

The srawi and srai instructions then AND the rotated data with the complement of the generated mask, OR the 32-bit result together, and AND the bit result with bit 0 of GPR RS to produce the Carry bit (CA).

The srawi and srai instructions each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srawi & None & CA & 0 & None \\
\hline srawi. & None & CA & 1 & LT,GT,EQ,SO \\
\hline srai & None & CA & 0 & None \\
\hline srai. & None & CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the srawi instruction, and the two syntax forms of the srai instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies immediate value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, stores the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x9000 3000.
srawi 6,4,0x4
\# GPR 6 now contains 0xF900 0300.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, places the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
srawi. 6,4,0x4
\# GPR 6 now contains 0xFB00 4300.
\# Condition Register Field 0 now contains \(0 x 8\).

\section*{Related Information}

The addze or aze (Add to Zero Extended) instruction.
Fixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{srd (Shift Right Double Word) Instruction}

\section*{Purpose}

Shift the contents of a general purpose register right by the number of bits specified by the contents of another general purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 539 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

srd
BA, BS, BR (Rc=0)
srd. }|BA,BA,BB(Rc=1

```

\section*{Description}

The contents of general purpose register (GPR) RS are shifted right the number of bits specified by the low-order seven bits of GPR RB. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into GRP RA. Shift amounts from 64 to 127 give a zero result.

Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register for the result of the operation.
\(R S \quad\) Specifies source general-purpose register containing the operand for thr shift operation.
RB The low-order seven bits specify the distance to shift the operand.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{sre (Shift Right Extended) Instruction}

\section*{Purpose}

Shifts the contents of a general-purpose register to the right by a specified number of bits and places a copy of the rotated data in the MQ Register and the result in a general-purpose register.

Note: The sre instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(16-20\) & \(R B\) \\
\hline \(21-30\) & 665 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline sre & RA, BS, RB \\
\hline sre. & \(\boxed{R A}, ~ \boxed{R S}, ~ \boxed{R B}\) \\
\hline
\end{tabular}

\section*{Description}

The sre instruction rotates the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR \(R B\), and stores the rotated word in the MQ Register and the logical AND of the rotated word and a generated mask in GPR RA. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

The sre instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sre & None & None & 0 & None \\
\hline sre. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sre instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 20 bits, places a copy of the rotated data in the MQ Register, and places the result of ANDing the rotated data with a mask into GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains 0x0000 000C.
sre 6,4,5
\# GPR 6 now contains \(0 x 00090003\).
\# The MQ Register now contains 0x0009 0003.
2. The following code rotates the contents of GPR 4 to the left by 17 bits, places a copy of the rotated data in the MQ Register, places the result of ANDing the rotated data with a mask into GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 5 contains \(0 x 0000\) 000F.
sre. 6,4,5
\# GPR 6 now contains \(0 x 00016008\).
\# The MQ Register now contains 0x6001 6008.
\# Condition Register Field 0 now contains \(0 \times 4\).

\section*{Related Information}

Fixed-Point Processor.

Fixed-Point Rotate_and Shift Instructions.

\section*{srea (Shift Right Extended Algebraic) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, places a copy of the rotated data in the MQ Register, merges the rotated word and a word of 32 sign bits from the general-purpose register under control of a mask, and places the result in another general-purpose register.

Note: The srea instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 921 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family

| srea | $B A, B S$, $B 1$ |
| :---: | :---: |
| srea. | $\boxed{B A}, \mathrm{BS}$, |

```

\section*{Description}

The srea instruction rotates the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits \(27-31\) of GPR RB, stores the rotated word in the MQ Register, and merges the rotated word and a word of 32 sign bits from GPR RS under control of a generated mask. A word of 32 sign bits is generated by taking the sign bit of a general-purpose register and repeating it 32 times to make a full word. This word can be either \(0 \times 00000000\) or 0xFFFF FFFF depending on the value of the general-purpose register. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones. The merged word is stored in GPR RA.

This instruction then ANDs the rotated data with the complement of the generated mask, ORs together the 32 -bit result, and ANDs the bit result with bit 0 of GPR RS to produce the Carry bit (CA).

The srea instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srea & None & CA & 0 & None \\
\hline srea & None & CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the srea instruction always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
\(R B \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains \(0 x 00000004\).
srea 6,4,7
\# GPR 6 now contains 0xF900 0300.
\# The MQ Register now contains 0x0900 0300.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the result with 32 sign bits under control of a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets the Carry bit in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume GPR 7 contains \(0 x 00000004\).
srea. 6,4,7
\# GPR 6 now contains 0xFB00 4300.
\# The MQ Register now contains 0x0B00 4300.
\# Condition Register Field 0 now contains \(0 x 8\).

\section*{Related Information}

The addze or aze (Add to Zero Extended) instruction.
Fixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{sreq (Shift Right Extended with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges the result with the contents of the MQ Register under control of a generated mask, and places the rotated word in the MQ Register and the merged result in another general-purpose register.

Note: The sreq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(11-15\) & \(R A\) \\
\hline \(16-20\) & \(R B\) \\
\hline \(21-30\) & 729 \\
\hline 31 & Rc Value \\
\hline
\end{tabular}

\section*{POWER family}
```

sreq RA, RS, RE
sreq. }RA,RS,R

```

\section*{Description}

The sreq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, merges the rotated word with the contents of the MQ Register under a generated mask, and stores the rotated word in the MQ Register and the merged word in GPR RA. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

The sreq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sreq & None & None & 0 & None \\
\hline sreq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sreq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the rotated data with the contents of the MQ Register under a generated mask, and places the rotated word in the MQ Register and the result in GPR 6:
```


# Assume GPR 4 contains 0x9000 300F.

# Assume GPR 7 contains 0x0000 0004.

# Assume the MQ Register contains 0xEFFF FFFF.

sreq 6,4,7

# GPR 6 now contains 0xE900 0300.

# The MQ Register now contains 0xF900 0300.

```
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the rotated data with the contents of the MQ Register under a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB00 300F.
\# Assume GPR 18 contains \(0 x 00000004\).
\# Assume the MQ Register contains 0xEFFF FFFF

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate_and_ShiftInstructions.

\section*{sriq (Shift Right Immediate with MQ) Instruction}

\section*{Purpose}

Shifts the contents of a general-purpose register to the right by a specified number of bits and places the rotated contents in the MQ Register and the result in another general-purpose register.

Note: The sriq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 696 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER family}
```

sriq
BA, BS, SH
sriq. }|A,|S,S

```

\section*{Description}

The sriq instruction rotates the contents of the source general-purpose register (GPR) RS to the left 32 minus \(N\) bits, where \(N\) is the shift amount specified by \(S H\), and stores the rotated word in the MQ Register, and the logical AND of the rotated word and the generated mask in GPR RA. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

The sriq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline sriq & None & None & 0 & None \\
\hline sriq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sriq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
SH Specifies value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 20 bits, ANDs the rotated data with a generated mask, and places the rotated word into the MQ Register and the result in GPR 6:
\# Assume GPR 4 contains 0x9000 300F.
sriq \(6,4,0 x C\)
\# GPR 6 now contains 0x0009 0003.
\# The MQ Register now contains 0x00F9 0003.
2. The following code rotates the contents of GPR 4 to the left by 12 bits, ANDs the rotated data with a generated mask, places the rotated word into the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB000 300F.
sriq. 6,4,0x14
\# GPR 6 now contains \(0 x 0000\) 0B00.
\# The MQ Register now contains 0x0300 FB00.
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions.

\section*{srliq (Shift Right Long Immediate with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges the result with the contents of the MQ Register under control of a generated mask, and places the result in another general-purpose register.

Note: The srliq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & SH \\
\hline \(21-30\) & 760 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
srliq }BA,BS,S
srliq. }BA,BS,S

```

\section*{Description}

The srliq instruction rotates the contents of the source general-purpose register (GPR) \(R S\) to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified by \(S H\), merges the result with the contents of the MQ Register under control of a generated mask, and stores the rotated word in the MQ Register and the merged result in GPR RA. The mask consists of \(N\) zeros followed by 32 minus \(N\) ones.

The srliq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srliq & None & None & 0 & None \\
\hline srliq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the srliq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
SH Specifies value for shift amount.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the rotated data with the contents of the MQ Register under a generated mask, and places the rotated word in the MQ Register and the result in GPR 6:
```


# Assume GPR 4 contains 0x9000 300F.

# Assume the MQ Register contains 0x1111 1111.

srliq 6,4,0x4

# GPR 6 now contains 0x1900 0300.

# The MQ Register now contains 0xF900 0300.

```
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the rotated data with the contents of the MQ Register under a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0xB004 3000

# Assume the MQ Register contains 0xFFFF FFFF.

srliq. 6,4,0x4

# GPR 6 now contains 0xFB00 4300.

# The MQ Register contains 0x0B00 4300.

# Condition Register Field 0 now contains 0x8.

```

\section*{Related Information}

Eixed-Point Processor.

Fixed-Point Rotate and Shift Instructions.

\section*{srlq (Shift Right Long with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, merges either the rotated data or a word of zeros with the contents of the MQ Register under control of a generated mask, and places the result in a general-purpose register.

Note: The srlq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & Value \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 728 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
srlq BA, BG
srlq. }|A,BC,B

```

\section*{Description}

The srlq instruction rotates the contents of the source general-purpose register (GPR) RS to the left 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB. The merge depends on the value of bit 26 in GPR RB.

Consider the following when using the srlq instruction:
- If bit 26 of GPR \(R B\) is 0 , then a mask of \(N\) zeros followed by 32 minus \(N\) ones is generated. The rotated word is then merged with the contents of the MQ Register under control of this generated mask.
- If bit 26 of GPR RB is 1 , then a mask of \(N\) ones followed by 32 minus \(N\) zeros is generated. A word of zeros is then merged with the contents of the MQ Register under control of this generated mask.

The merged word is stored in GPR RA. The MQ Register is not altered.
The srlq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srlq & None & None & 0 & None \\
\hline srlq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the srlq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, merges a word of zeros with the contents of the MQ Register under a mask, and places the merged result in GPR 6:
```


# Assume GPR 4 contains 0x9000 300F.

# Assume GPR 8 contains 0x0000 0024.

# Assume the MQ Register contains 0xFFFF FFFF.

srlq 6,4,8

# GPR 6 now contains 0x0FFF FFFF.

# The MQ Register remains unchanged.

```
2. The following code rotates the contents of GPR 4 to the left by 28 bits, merges the rotated data with the contents of the MQ Register under a mask, places the merged result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0xB004 3000.

# Assume GPR 8 contains 0x00000 0004.

# Assume the MQ Register contains 0xFFFF FFFF.

srlq. 6,4,8

# GPR 6 now holds 0xFB00 4300.

# The MQ Register remains unchanged.

# Condition Register Field 0 now contains 0x8.

```

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{srq (Shift Right with MQ) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits, places the rotated word in the MQ Register, and places the logical AND of the rotated word and a generated mask in a general-purpose register.

Note: The srq instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 664 \\
\hline 31 & Rc \\
\hline
\end{tabular}
```

POWER family
srq

```

\section*{Description}

The srq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, and stores the rotated word in the MQ Register. The mask depends on bit 26 of GPR RB.

Consider the following when using the srq instruction:
- If bit 26 of GPR RB is 0 , then a mask of \(N\) zeros followed by 32 minus \(N\) ones is generated.
- If bit 26 of GPR RB is 1 , then a mask of all zeros is generated.

This instruction then stores the logical AND of the rotated word and the generated mask in GPR RA.

The srq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srq & None & None & 0 & None \\
\hline srq. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the srq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits, places the rotated word in the MQ Register, and places logical AND of the rotated word and the generated mask in GPR 6:
\# Assume GPR 4 holds 0x9000 300F. \# Assume GPR 25 holds \(0 x 000000024\). srq 6,4,25 \# GPR 6 now holds 0x0000 0000.
\# The MQ Register now holds 0xF900 0300.
2. The following code rotates the contents of GPR 4 to the left by 28 bits, places the rotated word in the MQ Register, places logical AND of the rotated word and the generated mask in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 holds 0xB000 300F.

# Assume GPR 25 holds 0x0000 0004.

srq. 6,4,8

# GPR 6 now holds 0x0B00 0300.

# The MQ Register now holds 0xFB00 0300.

# Condition Register Field 0 now contains 0x4.

```

\section*{Related Information}

Fixed-Point Processor .
Fixed-Point Rotate and Shift Instructions .

\section*{srw or sr (Shift Right Word) Instruction}

\section*{Purpose}

Rotates the contents of a general-purpose register to the left by a specified number of bits and places the masked result in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 536 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
\begin{tabular}{ll} 
srw & \(B A\) \\
srw. & \(B A\) \\
\(B A B\)
\end{tabular}

\section*{POWER family}
```

sr
BA, BS, BE
sr.
BA, BS, BB

```

\section*{Description}

The srw and \(\mathbf{s r}\) instructions rotate the contents of the source general-purpose register (GPR) \(R S\) to the left by 32 minus \(N\) bits, where \(N\) is the shift amount specified in bits 27-31 of GPR RB, and store the logical AND of the rotated word and the generated mask in GPR RA.

Consider the following when using the srw and sr instructions:
- If bit 26 of GPR RB is 0 , then a mask of \(N\) zeros followed by \(32-N\) ones is generated.
- If bit 26 of GPR \(R B\) is 1 , then a mask of all zeros is generated.

The srw and sr instruction each have two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline srw & None & None & 0 & None \\
\hline srw. & None & None & 1 & LT,GT,EQ,SO \\
\hline sr & None & None & 0 & None \\
\hline sr. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the sr instruction, and the two syntax forms of the srw instruction, never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, these instructions affect the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
\(R S \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code rotates the contents of GPR 4 to the left by 28 bits and stores the result of ANDing the rotated data with a generated mask in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 5 contains 0x0000 0024. srw 6,4,5
\# GPR 6 now contains \(0 x 00000000\).
2. The following code rotates the contents of GPR 4 to the left by 28 bits, stores the result of ANDing the rotated data with a generated mask in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3001.
\# Assume GPR 5 contains \(0 x 00000004\).
srw. 6,4,5
\# GPR 6 now contains 0x0B00 4300.
\# Condition Register Field 0 now contains \(0 x 4\).

\section*{Related Information}

The addze or aze (Add to Zero Extended) instruction.
Fixed-Point Processor.
Fixed-Point Rotate and Shift_Instructions.

\section*{stb (Store Byte) Instruction}

\section*{Purpose}

Stores a byte of data from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 38 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}

\section*{Description}

The stb instruction stores bits 24-31 of general-purpose register (GPR) RS into a byte of storage addressed by the effective address (EA).

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the \(E A\) is \(D\).

The stb instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(D \quad\) Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores bits 24-31 of GPR 6 into a location in memory:
.csect data[rw]
buffer: .long 0
\# Assume GPR 4 contains address of csect data[rw].
\# Assume GPR 6 contains 0x0000 0060.
.csect text[pr]
stb 6,buffer(4)
\# 0x60 is now stored at the address of buffer.

\section*{Related Information}

Fixed-Point Processor .
Fixed-Point Load and Store Instructions

\section*{stbu (Store Byte with Update) Instruction}

\section*{Purpose}

Stores a byte of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 39 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
stbu \(\quad B S,[(\square A)\)

\section*{Description}

The stbu instruction stores bits 24-31 of the source general-purpose register (GPR) RS into the byte in storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

If \(R A\) does not equal 0 and the storage access does not cause an Alignment Interrupt, then the EA is stored in GPR RA.

The stbu instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

\section*{Examples}

The following code stores bits 24-31 of GPR 6 into a location in memory and places the address in GPR 16:
.csect data[rw]
buffer: . long 0
\# Assume GPR 6 contains \(0 \times 00000060\).
\# Assume GPR 16 contains the address of csect data[rw].
.csect text[pr]
stbu 6,buffer(16)
\# GPR 16 now contains the address of buffer.
\# 0x60 is stored at the address of buffer.

\section*{Related Information}

\section*{Eixed-Point-Processor .}

\section*{Fixed-Point Load and Store with Update Instructions.}

\section*{stbux (Store Byte with Update Indexed) Instruction}

\section*{Purpose}

Stores a byte of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 247 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
stbux \(\quad \mathbb{B A}, ~ \mathbb{B A}, ~ R B\)

\section*{Description}

The stbux instruction stores bits 24-31 of the source general-purpose register (GPR) RS into the byte in storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and the contents of GPR RB. If \(R A\) is 0 , then the EA is the contents of GPR RB.

If GPR RA does not equal 0 and the storage access does not cause an Alignment Interrupt, then the EA is stored in GPR RA.

The stbux instruction exists only in one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
RA Specifies source general-purpose register for EA calculation and possible address update.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of GPR 6 into a location in memory and places the address in GPR 4:
```

.csect data[rw]

```
buffer: .long 0
\# Assume GPR 6 contains 0x0000 0060.
\# Assume GPR 4 conteains \(0 \times 00000000\).
\# Assume GPR 19 contains the address of buffer.
.csect text[pr]
stbux 6,4,19
\# Buffer now contains 0x60.
\# GPR 4 contains the address of buffer.

\section*{Related Information}

Eixed-Point Processor .
Fixed-Point Load and Store with Update Instructions.

\section*{stbx (Store Byte Indexed) Instruction}

\section*{Purpose}

Stores a byte from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 215 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{Description}

The stbx instruction stores bits 24-31 from general-purpose register (GPR) RS into a byte of storage addressed by the effective address (EA). The contents of GPR RS are unchanged.

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and the contents of GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

The stbx instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores bits 24-31 of GPR 6 into a location in memory:
.csect data[rw]
buffer: .long 0
\# Assume GPR 4 contains the address of buffer.
\# Assume GPR 6 contains \(0 \times 4865\) 6C6F.
.csect text[pr]
stbx 6,0,4
\# buffer now contains 0x6F.

\section*{Related Information}

\section*{Fixed-Point Processor .}

Fixed-Point Load and Store-Instructions.

\section*{std (Store Double Word) Instruction}

\section*{Purpose}

Store a double-word of data from a general purpose register into a specified memory location.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 62 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-29\) & ds \\
\hline \(30-31\) & 00 \\
\hline
\end{tabular}
```

POWER family
std
BS, $\operatorname{B}(B A)$

```

\section*{Description}

The std instruction stores a double-word in storage from the source general-purpose register (GPR) RS into the specified location in memory referenced by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(D\), a 16-bit, signed two's complement integer, fullword-aligned, sign-extended to 64 bits. If GPR RA is 0 , then the EA is \(D\).

\section*{Parameters}

RS Specifies the source general-purpose register containing data.
\(D \quad\) Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{stdcx. (Store Double Word Conditional Indexed) Instruction}

\section*{Purpose}

Conditionally store the contents of a general purpose register into a storage location, based upon an existing reservation.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 214 \\
\hline 31 & 1 \\
\hline
\end{tabular}

\section*{POWER family}
stdcx. \(\quad \mathbb{R S}, \boxed{R A}, \boxed{R B}\)

\section*{Description}

If a reservation exists, and the memory address specified by the stdcx. instruction is the same as that specified by the load and reserve instruction that established the reservation, the contents of \(R S\) are stored into the double-word in memory addressed by the effective address (EA); the reservation is cleared.

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(D\), a 16-bit, signed two's complement integer, fullword-aligned, sign-extended to 64 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

If a reservation exists, but the memory address specified by the stdcx. instruction is not the same as that specified by the load and reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether the contents of \(R S\) are stored into the double word in memory addressed by the EA.

If no reservation exists, the instruction completes without altering memory.
If the store is performed successfully, bits 0-2 of Condition Register Field 0 are set to 0b001, otherwise, they are set to 0 b 000 . The SO bit of the XER is copied to to bit 4 of Condition Register Field 0.

The EA must be a multiple of eight. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

Note that, when used correctly, the load and reserve and store conditional instructions can provide an atomic update function for a single aligned word (load word and reserve and store word conditional) or double word (load double word and reserve and store double word conditional) of memory.

In general, correct use requires that load word and reserve be paired with store word conditional, and load double word and reserve with store double word conditional, with the same memory address specified by both instructions of the pair. The only exception is that an unpaired store word conditional or store double word conditional instruction to any (scratch) EA can be used to clear any reservation held by the processor.

A reservation is cleared if any of the following events occurs:
- The processor holding the reservation executes another load and reserve instruction; this clears the first reservation and establishes a new one.
- The processor holding the reservation executes a store conditional instruction to any address.
- Another processor executes any store instruction to the address associated with the reservation
- Any mechanism, other than the processor holding the reservation, stores to the address associated with the reservation.

\section*{Parameters}
\(R S \quad\) Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{stdu (Store Double Word with Update) Instruction}

\section*{Purpose}

Store a double-word of data from a general purpose register into a specified memory location. Update the address base.

This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 62 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-29\) & ds \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Bits & \\
\hline \(30-31\) & 01 \\
\hline
\end{tabular}

\section*{PowerPC64}

\section*{stdu \(R S\), \(\square(\boxed{R A})\)}

\section*{Description}

The stdu instruction stores a double-word in storage from the source general-purpose register (GPR) RS into the specified location in memory referenced by the effective address (EA).

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16 -bit, signed two's complement integer, fullword-aligned, sign-extended to 64 bits. GRP RA is updated with the EA.

If GPR \(R A=0\), the instruction form is invalid.

\section*{Parameters}

RS Specifies the source general-purpose register containing data.
\(D \quad\) Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{Related Information}

\section*{Eixed-Point Processor.}

Eixed-Point Load and Store with Update Instructions.

\section*{stdux (Store Double Word with Update Indexed) Instruction}

\section*{Purpose}

Store a double-word of data from a general purpose register into a specified memory location. Update the address base.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 181 \\
\hline 31 & 0 \\
\hline
\end{tabular}

\section*{POWER family}
stdux
\(\boxed{B S}, B A, B B\)

\section*{Description}

The stdux instruction stores a double-word in storage from the source general-purpose register (GPR) RS into the location in storage specified by the effective address (EA).

The EA is the sum of the contents of GPR \(R A\) and \(R B\). GRP \(R A\) is updated with the EA.

If \(r A=0\), the instruction form is invalid.

\section*{Parameters}

RS Specifies the source general-purpose register containing data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32 -bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{stdx (Store Double Word Indexed) Instruction}

\section*{Purpose}

Store a double-word of data from a general purpose register into a specified memory location.
Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & S Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & \(B\) \\
\hline \(21-30\) & 149 \\
\hline 31 & 0 \\
\hline
\end{tabular}

\section*{POWER family}
stdx
\(\boxed{B S}, \overrightarrow{B A}, ~ R E\)

\section*{Description}

The stdx instruction stores a double-word in storage from the source general-purpose register (GPR) RS into the location in storage specified by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(R B\). If GPR \(R A\) is 0 , then the EA is \(R B\).

\section*{Parameters}

RS Specifies the source general-purpose register containing data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{stfd (Store Floating-Point Double) Instruction}

\section*{Purpose}

Stores a doubleword of data in a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 54 \\
\hline \(6-10\) & FRS Value \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
```

stfd ERS, D( BA)

```

\section*{Description}

The stfd instruction stores the contents of floating-point register (FPR) FRS into the doubleword storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(D\). The sum is a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is D.

The stfd instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
\(D \quad\) Specifies a16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of FPR 6 into a location in memory:
.csect data[rw]
buffer: . long 0,0
\# Assume FPR 6 contains \(0 \times 4865\) 6C6C 6F20 776F.
\# Assume GPR 4 contains the address of csect data[rw].
.csect text[pr]
stfd 6,buffer(4)
\# buffer now contains 0x4865 6C6C 6F20 776F.
Related Reading
Eloating-Point Processor .
Eloating-Point__

\section*{stfdu (Store Floating-Point Double with Update) Instruction}

\section*{Purpose}

Stores a doubleword of data in a specified location in memory and in some cases places the address in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 55 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
stfdu ERS, \(D(\mathbb{B A})\)

\section*{Description}

The stfdu instruction stores the contents of floating-point register (FPR) FRS into the doubleword storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D\). The sum is a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR RA is 0 , then the EA is D.

If GPR RA does not equal 0 and the storage access does not cause Alignment Interrupt or a Data Storage Interrupt, then the EA is stored in GPR RA.

The stfdu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
D Specifies a 16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

\section*{Examples}

The following code stores the doubleword contents of FPR 6 into a location in memory and stores the address in GPR 4:
```

.csect data[rw]
buffer: .long 0,0

# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.

# GPR 4 contains the address of csect data[rw].

.csect text[pr]
stfdu 6,buffer(4)

# buffer now contains 0x4865 6C6C 6F20 776F.

# GPR 4 now contains the address of buffer.

```

\section*{Related Information}

Eloating-Point Processor .
Eloating-Point Load_and Store Instructions .

\section*{stfdux (Store Floating-Point Double with Update Indexed) Instruction}

\section*{Purpose}

Stores a doubleword of data in a specified location in memory and in some cases places the address in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 759 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
stfdux \(\quad F R S, R A, B B\)

\section*{Description}

The stfdux instruction stores the contents of floating-point register (FPR) FRS into the doubleword storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPRs \(R A\) and \(R B\). If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

If GPR RA does not equal 0 and the storage access does not cause Alignment Interrupt or a Data Storage Interrupt, then the EA is stored in GPR RA.

The stfdux instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
RA Specifies source general-purpose register for EA calculation and possible address update.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of FPR 6 into a location in memory and stores the address in GPR 4:
.csect data[rw]
buffer: . long 0,0,0,0
\# Assume FPR 6 contains \(0 x 9000300090003000\).
\# Assume GPR 4 contains \(0 x 00000008\).
\# Assume GPR 5 contains the address of buffer. .csect text[pr]
stfdux 6,4,5
\# buffer+8 now contains \(0 x 9000300090003000\).
\# GPR 4 now contains the address of buffer+8.

\section*{Related Information}

Floating-Point Processor.
Eloating-Point L oad and Store Instructions .

\section*{stfdx (Store Floating-Point Double Indexed) Instruction}

\section*{Purpose}

Stores a doubleword of data in a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 727 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
stfdx ERS, RA, RB

\section*{Description}

The stfdx instruction stores the contents of floating-point register (FPR) FRS into the doubleword storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPRs \(R A\) and \(R B\). If GPR RA is 0 , then the EA is the contents of GPR RB.

The stfdx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of FPR 6 into a location in memory addressed by GPR 5 and GPR 4:
```

.csect data[rw]
buffer: .long 0,0,0,0

# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.

# Assume GPR 4 contains 0x0000 0008.

# Assume GPR 5 contains the address of buffer.

.csect text[pr]
stfdx 6,4,5

# 0x4865 6C6C 6F20 776F is now stored at the

# address buffer+8.

```

\section*{Related Information}

Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

\section*{stfiwx (Store Floating-Point as Integer Word Indexed)}

\section*{Purpose}

Stores the low-order 32 bits from a specified floating point register in a specified word location in memory.
Note: The stfiwx instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 603 RISC Microprocessor and the PowerPC 604 RISC Microprocessor, but not on the PowerPC 601 RISC Microprocessor.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 983 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{stfiwx \(\quad\) FRS, RA, RB}

\section*{Description}

The stfifx instruction stores the contents of the low-order 32 bits of floating-point register (FPR) FRS, without conversion, into the word storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPRs \(R A\) and \(R B\). If GPR RA is 0 , then the EA is the contents of GPR RB.

The stfiwx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

If the contents of register FRS was produced, either directly or indirectly by a Load Floating Point Single Instruction, a single-precision arithmetic instruction, or the frsp (Floating Round to Single Precision)
instruction, then the value stored is undefined. (The contents of \(F R S\) is produced directly by such an instruction if FRS is the target register of such an instruction. The contents of register FRS is produced indirectly by such an instruction if \(F R S\) is the final target register of a sequence of one or more Floating Point Move Instructions, and the input of the sequence was produced directly by such an instruction.)

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of FPR 6 into a location in memory addressed by GPR 5 and GPR 4:
```

.csect data[rw]
buffer: .long 0,0,0,0

# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.

# Assume GPR 4 contains 0x0000 0008.

# Assume GPR 5 contains the address of buffer.

.csect text[pr]
stfiwx 6,4,5

# 6F20 776F is now stored at the

# address buffer+8.

```

\section*{Related Information}

Eloating-Point Processor .
Floating-Point Load and Store Instructions.

\section*{stfq (Store Floating-Point Quad) Instruction}

\section*{Purpose}

Stores in memory two double-precision values at two consecutive doubleword locations.
Note: The stfq instruction is supported only in the POWER2 implementation of the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 60 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-29\) & DS \\
\hline \(30-31\) & 00 \\
\hline
\end{tabular}

\section*{POWER2}
stfq
ERS, \(D S\) ( \(R A\)

\section*{Description}

The stfq instruction stores in memory the contents of two consecutive floating-point registers (FPR) at the location specified by the effective address (EA).
\(D S\) is sign-extended to 30 bits and concatenated on the right with b' 00 ' to form the offset value. If general-purpose register (GPR) \(R A\) is 0 , the offset value is the EA. If GPR \(R A\) is not 0 , the offset value is added to GPR RA to generate the EA. The contents of FPR FRS is stored into the doubleword of storage at the EA. If FPR FRS is 31, then the contents of FPR 0 is stored into the doubleword at EA+8; otherwise, the contents of \(F R S+1\) are stored into the doubleword at \(\mathrm{EA}+8\).

The stfq instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies the first of two floating-point registers that contain the values to be stored.
DS Specifies a 14-bit field used as an immediate value for the EA calculation.
\(R A \quad\) Specifies one source general-purpose register for the EA calculation.

\section*{Related Information}

The lifqux (Load Floating-Point Quad with Update Indexed) instruction.
Eloating-Point Processor.
Eloating-Point Load and Store_Instructions.

\section*{stfqu (Store Floating-Point Quad with Update) Instruction}

\section*{Purpose}

Stores in memory two double-precision values at two consecutive doubleword locations and updates the address base.

Note: The stfqu instruction is supported only in the POWER2 implementation of the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 61 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-29\) & DS \\
\hline \(30-31\) & 01 \\
\hline
\end{tabular}

\section*{POWER2}
stfqu \(\quad E R S, B S(B A)\)

\section*{Description}

The stfqu instruction stores in memory the contents of two consecutive floating-point registers (FPR) at the location specified by the effective address (EA).
\(D S\) is sign-extended to 30 bits and concatenated on the right with b'00' to form the offset value. If general-purpose register (GPR) RA is 0 , the offset value is the EA. If GPR RA is not 0 , the offset value is added to GPR RA to generate the EA. The contents of FPR FRS is stored into the doubleword of storage at the EA. If FPR FRS is 31, then the contents of FPR 0 is stored into the doubleword at EA+8; otherwise, the contents of \(F R S+1\) is stored into the doubleword at \(E A+8\).

If GPR \(R A\) is not 0 , the EA is placed into GPR \(R A\).
The stfqu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies the first of two floating-point registers that contain the values to be stored.
DS Specifies a 14-bit field used as an immediate value for the EA calculation.
\(R A \quad\) Specifies one source general-purpose register for the EA calculation and the target register for the EA update.

\section*{Related Information}

The Ifqux (Load Floating-Point Quad with Update Indexed) instruction.
Eloating-Point Processor.
Floating-Point Load and Store_Instructions.

\section*{stfqux (Store Floating-Point Quad with Update Indexed) Instruction}

\section*{Purpose}

Stores in memory two double-precision values at two consecutive doubleword locations and updates the address base.

Note: The stfqux instruction is supported only in the POWER2 implementation of the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 951 \\
\hline 31 & Rc \\
\hline
\end{tabular}

POWER2
stfqux
ERS, BA, BR

\section*{Description}

The stfqux instruction stores in memory the contents of two consecutive floating-point registers (FPR) at the location specified by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR RA is 0 , the EA is the contents of GPR RB. The contents of FPR FRS is stored into the doubleword of storage at the EA. If FPR FRS is 31, then the contents of FPR 0 is stored into the doubleword at \(E A+8\); otherwise, the contents of \(F R S+1\) is stored into the doubleword at \(E A+8\).

If GPR \(R A\) is not 0 , the EA is placed into GPR \(R A\).
The stfqux instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies the first of two floating-point registers that contain the values to be stored.
\(R A \quad\) Specifies the first source general-purpose register for the EA calculation and the target register for the EA update.
RB Specifies the second source general-purpose register for the EA calculation.

\section*{Related Information}

The Ifqux (Load Floating-Point Quad with Update Indexed) instruction.
Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

\section*{stfqx (Store Floating-Point Quad Indexed) Instruction}

\section*{Purpose}

Stores in memory two double-precision values at two consecutive doubleword locations.
Note: The stfqx instruction is supported only in the POWER2 implementation of the POWER family architecture.

Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 919 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{POWER2}
stfqx \(E R S, B A, B B\)

\section*{Description}

The stfqx instruction stores in memory the contents of floating-point register (FPR) FRS at the location specified by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and GPR RB. If GPR \(R A\) is 0 , the EA is the contents of GPR RB. The contents of FPR FRS is stored into the doubleword of storage at the EA. If FPR FRS is 31, then the contents of FPR 0 is stored into the doubleword at EA+8; otherwise, the contents of \(F R S+1\) is stored into the doubleword at EA+8.

The stfqx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies the first of two floating-point registers that contain the values to be stored.
\(R A \quad\) Specifies one source general-purpose register for the EA calculation.
RB Specifies the second source general-purpose register for the EA calculation.

\section*{Related Information}

The ligux (Load Floating-Point Quad with Update Indexed) instruction.
Eloating-Point-Processor .
Eloating-Point Load and Store Instructions.

\section*{stfs (Store Floating-Point Single) Instruction}

\section*{Purpose}

Stores a word of data from a floating-point register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 52 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
```

stfs EES, [(BA)

```

\section*{Description}

The stfs instruction converts the contents of floating-point register (FPR) FRS to single-precision and stores the result into the word of storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16 -bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

The stfs instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies floating-point register of stored data.
D Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the single-precision contents of FPR 6 into a location in memory:
.csect data[rw]
buffer: . long 0
\# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.
\# Assume GPR 4 contains the address of csect data[rw].
.csect text[pr]
stfs 6,buffer(4)
\# buffer now contains 0x432B 6363.

\section*{Related Information}

Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

\section*{stfsu (Store Floating-Point Single with Update) Instruction}

\section*{Purpose}

Stores a word of data from a floating-point register into a specified location in memory and possibly places the address in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 53 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
sttsu ERS, [( \(\mathbb{B A}\) )

\section*{Description}

The stfsu instruction converts the contents of floating-point register (FPR) FRS to single-precision and stores the result into the word of storage addressed by the effective address (EA).

If general-purpose register (GPR) \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D, a\) 16 -bit signed two's complement integer sign-extended to 32 bits. If GPR RA is 0 , then the EA is \(D\).

If GPR RA does not equal 0 and the storage access does not cause Alignment Interrupt or Data Storage Interrupt, then the EA is stored in GPR RA.

The stfsu instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies floating-point register of stored data.
\(D \quad\) Specifies a 16-bit, signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

\section*{Examples}

The following code stores the single-precision contents of FPR 6 into a location in memory and stores the address in GPR 4:
.csect data[rw]
buffer: . long 0
\# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.
\# Assume GPR 4 contains the address of csect data[rw].
.csect text[pr]
stfsu 6,buffer(4)
\# GPR 4 now contains the address of buffer.
\# buffer now contains 0x432B 6363.

\section*{Related Information}

Eloating-Point Processor.
Eloating-Point_Load_and Store_Instructions .

\section*{stfsux (Store Floating-Point Single with Update Indexed) Instruction}

\section*{Purpose}

Stores a word of data from a floating-point register into a specified location in memory and possibly places the address in a general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 695 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
stfsux ERS, RA, RB

\section*{Description}

The stfsux instruction converts the contents of floating-point register (FPR) FRS to single-precision and stores the result into the word of storage addressed by the effective address (EA).

If general-purpose register (GPR) RA is not 0 , the EA is the sum of the contents of GPR RA and GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

If GPR RA does not equal 0 and the storage access does not cause Alignment Interrupt or Data Storage Interrupt, then the EA is stored in GPR RA.

The stfsux instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies floating-point register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation and possible address update.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the single-precision contents of FPR 6 into a location in memory and stores the address in GPR 5:
.csect data[rw]
buffer: . long 0,0,0,0
\# Assume GPR 4 contains 0x0000 0008.
\# Assume GPR 5 contains the address of buffer.
\# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.
.csect text[pr]
stfsux 6,5,4
\# GPR 5 now contains the address of buffer+8.
\# buffer+8 contains 0x432B 6363.

\section*{Related Information}

Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

\section*{stfsx (Store Floating-Point Single Indexed) Instruction}

\section*{Purpose}

Stores a word of data from a floating-point register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & FRS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 663 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
stfsx ERS, RA, RB

\section*{Description}

The stfsx instruction converts the contents of floating-point register (FPR) FRS to single-precision and stores the result into the word of storage addressed by the effective address (EA).

If general-purpose register (GPR) RA is not 0 , the EA is the sum of the contents of GPR RA and GPR RB. If GPR RA is 0 , then the EA is the contents of GPR RB.

The stfsx instruction has one syntax form and does not affect the Floating-Point Status and Control Register or Condition Register Field 0.

\section*{Parameters}

FRS Specifies source floating-point register of stored data.
RA Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the single-precision contents of FPR 6 into a location in memory:
.csect data[rw]
buffer: . long 0
\# Assume FPR 6 contains 0x4865 6C6C 6F20 776F.
\# Assume GPR 4 contains the address of buffer.
.csect text[pr]
stfsx 6,0,4
\# buffer now contains 0x432B 6363.

\section*{Related Information}

Floating-Point Processor.
Eloating-Point Load and Store_Instructions.

\section*{sth (Store Half) Instruction}

\section*{Purpose}

Stores a halfword of data from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 44 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}

\section*{sth \(\quad R S, \square(\mathbb{B A})\)}

\section*{Description}

The sth instruction stores bits 16-31 of general-purpose register (GPR) RS into the halfword of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

The sth instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(D \quad\) Specifies a16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores bits 16-31 of GPR 6 into a location in memory:
.csect data[rw]
buffer: .long 0
\# Assume GPR 4 contains the address of csect data[rw].
\# Assume GPR 6 contains \(0 \times 90003000\).
.csect text[pr]
sth 6,buffer(4)
\# buffer now contains \(0 \times 3000\).

\section*{Related Information}

Eloating-Point Processor .
Eloating-Point Load and Store Instructions.

\section*{sthbrx (Store Half Byte-Reverse Indexed) Instruction}

\section*{Purpose}

Stores a halfword of data from a general-purpose register into a specified location in memory with the two bytes reversed.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 918 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
sthbrx \(\quad R A, R A\)

\section*{Description}

The sthbrx instruction stores bits 16-31 of general-purpose register (GPR) RS into the halfword of storage addressed by the effective address (EA).

Consider the following when using the sthbrx instruction:
- Bits 24-31 of GPR RS are stored into bits 00-07 of the halfword in storage addressed by EA.
- Bits 16-23 of GPR RS are stored into bits \(08-15\) of the word in storage addressed by EA.

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

The sthbrx instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the halfword contents of GPR 6 with the bytes reversed into a location in memory:
.csect data[rw]
buffer: . long 0
\# Assume GPR 6 contains 0x9000 3456.
\# Assume GPR 4 contains the address of buffer.
.csect text[pr]
sthbrx 6,0,4
\# buffer now contains 0x5634.
Related Information
Eloating-Point Processor.
Floating-Point Load and Store_Instructions .

\section*{sthu (Store Half with Update) Instruction}

\section*{Purpose}

Stores a halfword of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 45 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}
sthu BS, \(\mathbb{B}(\sqrt{B A})\)

\section*{Description}

The sthu instruction stores bits 16-31 of general-purpose register (GPR) RS into the halfword of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR RA is 0 , then the EA is \(D\).

If GPR RA does not equal 0 and the storage access does not cause an Alignment Interrupt or a Data Storage Interrupt, then the EA is placed into GPR RA.

The sthu instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
D Specifies a16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

\section*{Examples}

The following code stores the halfword contents of GPR 6 into a memory location and stores the address in GPR 4:
```

.csect data[rw]
buffer: .long 0

# Assume GPR 6 contains 0x9000 3456.

# Assume GPR 4 contains the address of csect data[rw].

.csect text[pr]
sthu 6,buffer(4)

# buffer now contains 0x3456

# GPR 4 contains the address of buffer.

```

\section*{Related Information}

Fixed-PointProcessor.
Fixed-Point Load_and Store with Update Instructions.

\section*{sthux (Store Half with Update Indexed) Instruction}

\section*{Purpose}

Stores a halfword of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 439 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
sthux
\(\square B, ~ R A, ~ R B\)

\section*{Description}

The sthux instruction stores bits 16-31 of general-purpose register (GPR) RS into the halfword of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

If GPR RA does not equal 0 and the storage access does not cause an Alignment Interrupt or a Data Storage Interrupt, then the EA is placed into register GPR RA.

The sthux instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
RA Specifies source general-purpose register for EA calculation and possible address update.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the halfword contents of GPR 6 into a memory location and stores the address in GPR 4:
.csect data[rw]
buffer: .long 0,0,0,0
\# Assume GPR 6 contains \(0 \times 90003456\).
\# Assume GPR 4 contains \(0 x 00000007\).
\# Assume GPR 5 contains the address of buffer.
.csect text[pr]
sthux 6,4,5
\# buffer+0x07 contains \(0 \times 3456\).
\# GPR 4 contains the address of buffer+0x07.

\section*{Related Information}

Fixed-Point Processon.
Fixed-Point Load and Store with Update Instructions .

\section*{sthx (Store Half Indexed) Instruction}

\section*{Purpose}

Stores a halfword of data from a general-purpose register into a specified location in memory.
Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 407 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}
sth \(x\)
RS, \(, ~ R A, ~ R B\)

\section*{Description}

The sthx instruction stores bits 16-31 of general-purpose register (GPR) RS into the halfword of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR \(R B\). If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

The sthx instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores halfword contents of GPR 6 into a location in memory:
.csect data[rw]
buffer: . long 0
\# Assume GPR 6 contains \(0 x 90003456\).
\# Assume GPR 5 contains the address of buffer.
.csect text[pr]
sthx 6,0,5
\# buffer now contains 0x3456.

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point_Load and Store_Instructions .

\section*{stmw or stm (Store Multiple Word) Instruction}

\section*{Purpose}

Stores the contents of consecutive registers into a specified memory location.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 47 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}

\section*{PowerPC}
```

stmw
$B S$, $D(\sqrt{R A})$

```

\section*{POWER family}
stm
\(B S, D(B A)\)

\section*{Description}

The stmw and stm instructions store \(N\) consecutive words from general-purpose register (GPR) RS through GPR 31. Storage starts at the effective address (EA). \(N\) is a register number equal to 32 minus RS.

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and \(D\). The sum is a 16 -bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

The stmw instruction has one syntax form. If the EA is not a multiple of 4 , the results are boundedly undefined.

The stm instruction has one syntax form and does not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
D Specifies a 16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
\(R A \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of GPR 29 through GPR 31 into a location in memory:
.csect data[rw]
buffer: . long 0,0,0
\# Assume GPR 29 contains \(0 \times 10002200\).
\# Assume GPR 30 contains \(0 \times 10003300\).
\# Assume GPR 31 contains \(0 \times 10004400\).
.csect text[pr]
stmw 29,buffer(4)
\# Three consecutive words in storage beginning at the address
\# of buffer are now 0x1000 22001000330010004400.

\section*{Related Information}

Fixed-Point-Processor .
Fixed-Point Load and Store-Instructions.

\section*{stswi or stsi (Store String Word Immediate) Instruction}

\section*{Purpose}

Stores consecutive bytes from consecutive registers into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & NB \\
\hline \(21-30\) & 725 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC} stswi BS, \(B A\), NB

\section*{POWER family}
stsi \(\quad \mathbb{R S}, \boxed{B A}, \boxed{N B}\)

\section*{Description}

The stswi and stsi instructions store \(N\) consecutive bytes starting with the leftmost byte in general-purpose register (GPR) \(R S\) at the effective address (EA) from GPR \(R S\) through GPR \(R S+N R-1\).

If GPR \(R A\) is not 0 , the EA is the contents of GPR \(R A\). If \(R A\) is 0 , then the EA is 0 .
Consider the following when using the stswi and stsi instructions:
- NB is the byte count.
- \(R S\) is the starting register.
- \(N\) is \(N B\), which is the number of bytes to store. If \(N B\) is 0 , then \(N\) is 32 .
- \(N R\) is ceiling \((\mathrm{N} / 4)\), which is the number of registers to store data from.

For the POWER family instruction stsi, the contents of the MQ Register are undefined.
The stswi and stsi instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
NB Specifies byte count for EA calculation.

\section*{Examples}

The following code stores the bytes contained in GPR 6 to GPR 8 into a location in memory:
```

.csect data[rw]
buffer: .long 0,0,0

# Assume GPR 4 contains the address of buffer.

# Assume GPR 6 contains 0x4865 6C6C.

# Assume GPR 7 contains 0x6F20 776F.

# Assume GPR 8 contains 0x726C 6421.

.csect text[pr]
stswi 6,4,12

# buffer now contains 0x4865 6C6C 6F20 776F 726C 6421.

```

\section*{Related Information}

Eixed-Point Processor
Fixed-Point_String_Instructions
stswx or stsx (Store String Word Indexed) Instruction

\section*{Purpose}

Stores consecutive bytes from consecutive registers into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 661 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC \\ stswx \(\quad R S, R A\)}
```

POWER family
stsx
BS, RA, RA

```

\section*{Description}

The stswx and stsx instructions store \(N\) consecutive bytes starting with the leftmost byte in register \(R S\) at the effective address (EA) from general-purpose register (GPR) RS through GPR RS + NR-1.

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and the contents of GPR RB. If GPR \(R A\) is 0 , then EA is the contents of GPR \(R B\).

Consider the following when using the stswx and stsx instructions:
- XER25-31 contain the byte count.
- \(R S\) is the starting register.
- \(N\) is XER25-31, which is the number of bytes to store.
- \(N R\) is ceiling \((\mathrm{N} / 4)\), which is the number of registers to store data from.

For the POWER family instruction stsx, the contents of the MQ Register are undefined.
The stswx and stsx instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}
\(R S \quad\) Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the bytes contained in GPR 6 to GPR 7 into the specified bytes of a location in memory:
```

.csect data[rw]
buffer: .long 0,0,0

# Assume GPR 5 contains 0x0000 0007.

# Assume GPR 4 contains the address of buffer.

# Assume GPR 6 contains 0x4865 6C6C.

# Assume GPR 7 contains 0x6F20 776F.

```
\# The Fixed-Point Exception Register bits 25-31 contain 6.
.csect text[pr]
stswx 6,4,5
\# buffer+0x7 now contains 0x4865 6C6C 6F20.

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point String_Instructions.

\section*{stw or st (Store) Instruction}

\section*{Purpose}

Stores a word of data from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 36 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}

\section*{PowerPC}
stw \(\quad B S, \square(\boxed{R A})\)

\section*{POWER family}
st
\(\square B, \square(B A)\)

\section*{Description}

The stw and st instructions store a word from general-purpose register (GPR) RS into a word of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

The stw and st instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
D Specifies a16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of GPR 6 into a location in memory:
```

.csect data[rw]
buffer: .long 0,0

# Assume GPR 6 contains 0x9000 3000.

```
\# Assume GPR 5 contains the address of buffer.

\section*{Related Information}

Fixed-Point Processor.

Fixed-Point__ _oad_and_Store_Instructions .

\section*{stwbrx or stbrx (Store Word Byte-Reverse Indexed) Instruction}

\section*{Purpose}

Stores a byte-reversed word of data from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 662 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC \\ stwbrx \(\quad R S, R A, R B\)}

\section*{POWER family}
stbrx
\(B S, B A, B B\)

\section*{Description}

The stwbrx and stbrx instructions store a byte-reversed word from general-purpose register (GPR) RS into a word of storage addressed by the effective address (EA).

Consider the following when using the stwbrx and stbrx instructions:
- Bits 24-31 of GPR RS are stored into bits 00-07 of the word in storage addressed by EA.
- Bits 16-23 of GPR RS are stored into bits 08-15 of the word in storage addressed by EA.
- Bits 08-15 of GPR RS are stored into bits 16-23 of the word in storage addressed by EA.
- Bits 00-07 of GPR RS are stored into bits 24-31 of the word in storage addressed by EA.

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and GPR RB. If GPR RA is 0 , then the EA is the contents of GPR RB.

The stwbrx and stbrx instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
RA Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores a byte-reverse word from GPR 6 into a location in memory:
.csect data[rw]
buffer: .long 0
\# Assume GPR 4 contains the address of buffer.
\# Assume GPR 9 contains \(0 x 00000000\).
\# Assume GPR 6 contains \(0 \times 12345678\).
.csect text[pr]
stwbrx 6,4,9
\# 0x7856 3412 is now stored at the address of buffer.

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Load and Store_Instructions.

\section*{stwcx. (Store Word Conditional Indexed) Instruction}

\section*{Purpose}

Used in conjunction with a preceding lwarx instruction to emulate a read-modify-write operation on a specified memory location.

Note: The stwcx. instruction is supported only in the PowerPC architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Nalue } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 150 \\
\hline 31 & 1 \\
\hline
\end{tabular}

\section*{PowerPC}
stwex. \(R, R A, R B\)

\section*{Description}

The stwcx. and lwarx instructions are primitive, or simple, instructions used to perform a read-modify-write operation to storage. If the store is performed, the use of the stwcx. and Iwarx instructions ensures that no other processor or mechanism has modified the target memory location between the time the Iwarx instruction is executed and the time the stwcx. instruction completes.

Consider the following when using the stwcx. instruction:
- If general-purpose register (GPR) \(R A\) is 0 , the effective address (EA) is the content of GPR RB, otherwise EA is the sum of the content of GPR RA plus the content of GPR RB.
- If the reservation created by a Iwarx instruction exists, the content of GPR RS is stored into the word in storage and addressed by EA and the reservation is cleared. Otherwise, the storage is not altered.
- If the store is performed, bits \(0-2\) of Condition Register Field 0 are set to 0b001, otherwise, they are set to 0 b 000 . The SO bit of the XER is copied to to bit 4 of Condition Register Field 0.

The stwcx instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the EA is not a multiple of 4 , the results are boundedly undefined.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}
1. The following code performs a "Fetch and Store" by atomically loading and replacing a word in storage:
```


# Assume that GPR 4 contains the new value to be stored.

# Assume that GPR 3 contains the address of the word

# to be loaded and replaced.

loop: lwarx r5,0,r3 \# Load and reserve
stwcx. r4,0,r3 \# Store new value if still
\# reserved
bne- loop \# Loop if lost reservation

# The new value is now in storage.

# The old value is returned to GPR 4.

```
2. The following code performs a "Compare and Swap" by atomically comparing a value in a register with a word in storage:
```


# Assume that GPR 5 contains the new value to be stored after

# a successful match.

# Assume that GPR 3 contains the address of the word

# to be tested.

# Assume that GPR 4 contains the value to be compared against

# the value in memory.

loop: lwarxr 6,0,r3 \# Load and reserve
cmpw r4,r6 \# Are the first two operands
\# equal?
bne- exit \# Skip if not equal
stwcx. r5,0,r3 \# Store new value if still
\# reserved
bne- loop \# Loop if lost reservation
exit: mrr 4,r6 \# Return value from storage

# The old value is returned to GPR 4.

# If a match was made, storage contains the new value.

```

If the value in the register equals the word in storage, the value from a second register is stored in the word in storage. If they are unequal, the word from storage is loaded into the first register and the EQ bit of the Condition Register Field 0 is set to indicate the result of the comparison.

\section*{Related Information}

The lwary (Load Word and Reserve Indexed) instruction.

\footnotetext{
Processing and Storage
}

\section*{stwu or stu (Store Word with Update) Instruction}

\section*{Purpose}

Stores a word of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 37 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & D \\
\hline
\end{tabular}

\section*{PowerPC}

\section*{stwu \\ \(B A, D(B A)\)}

\section*{POWER family}
stu
\(B S, \square(B A)\)

\section*{Description}

The stwu and stu instructions store the contents of general-purpose register (GPR) \(R S\) into the word of storage addressed by the effective address (EA).

If GPR RA is not 0 , the EA is the sum of the contents of GPR RA and \(D\), a 16-bit signed two's complement integer sign-extended to 32 bits. If GPR \(R A\) is 0 , then the EA is \(D\).

If GPR RA is not 0 and the storage access does not cause an Alignment Interrupt or a Data Storage Interrupt, then EA is placed into GPR RA.

The stwu and stu instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies general-purpose register of stored data.
D Specifies16-bit signed two's complement integer sign-extended to 32 bits for EA calculation.
RA Specifies source general-purpose register for EA calculation and possible address update.

\section*{Examples}

The following code stores the contents of GPR 6 into a location in memory:
```

.csect data[rw]
buffer: .long 0

# Assume GPR 4 contains the address of csect data[rw].

# Assume GPR 6 contains 0x9000 3000.

.csect text[pr]
stwu 6,buffer(4)

# buffer now contains 0x9000 3000.

# GPR 4 contains the address of buffer.

```

\section*{Related Information}

\section*{Eixed-Point Processor}

Fixed-Point___ad_and_Store_with_Update_Instructions

\section*{stwux or stux (Store Word with Update Indexed) Instruction}

\section*{Purpose}

Stores a word of data from a general-purpose register into a specified location in memory and possibly places the address in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(212-30\) & 183 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}
stwux \(\quad B S, B A\)

\section*{POWER family}
stux
\(B S, B A, B B\)

\section*{Description}

The stwux and stux instructions store the contents of general-purpose register (GPR) RS into the word of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

If GPR RA is not 0 and the storage access does not cause an Alignment Interrupt or a Data Storage Interrupt, then the EA is placed into GPR RA.

The stwux and stux instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}
\(R S \quad\) Specifies source general-purpose register of stored data.
RA Specifies source general-purpose register for EA calculation and possible address update.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of GPR 6 into a location in memory:
```

.csect data[rw]

```
buffer: .long 0,0
\# Assume GPR 4 contains 0x0000 0004.
\# Assume GPR 23 contains the address of buffer.
\# Assume GPR 6 contains \(0 x 90003000\).
.csect text[pr]
stwux 6,4,23
\# buffer+4 now contains \(0 x 90003000\).
\# GPR 4 now contains the address of buffer+4.

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Load and Store with Update_Instructions.

\section*{stwx or stx (Store Word Indexed) Instruction}

\section*{Purpose}

Stores a word of data from a general-purpose register into a specified location in memory.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 151 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}

\section*{stwx \\ \[
B S, B A, B B
\]}

\section*{POWER family}
stx
\(\boxed{B S}, ~ R A, ~ R B\)

\section*{Description}

The stwx and stx instructions store the contents of general-purpose register (GPR) RS into the word of storage addressed by the effective address (EA).

If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR \(R A\) is 0 , then the EA is the contents of GPR RB.

The stwx and stx instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RS Specifies source general-purpose register of stored data.
\(R A \quad\) Specifies source general-purpose register for EA calculation.
\(R B \quad\) Specifies source general-purpose register for EA calculation.

\section*{Examples}

The following code stores the contents of GPR 6 into a location in memory:
.csect data[pr]
buffer: .long 0
\# Assume GPR 4 contains the address of buffer.
\# Assume GPR 6 contains \(0 \times 4865\) 6C6C.
.csect text[pr]
stwx 6,0,4
\# Buffer now contains 0x4865 6C6C.

\section*{Related Information}

Fixed-Point-Processor.
Fixed-Point Load and Store_Instructions.

\section*{subf (Subtract From) Instruction}

\section*{Purpose}

Subtracts the contents of two general-purpose registers and places the result in a third general-purpose register.

Note: The subf instruction is supported only in the PowerPC architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & OE \\
\hline \(22-30\) & 40 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline PowerPC & \\
\hline subf & R7, RA, \(R\) B \\
\hline subf. & B7, RA, 8 B \\
\hline subfo & B7, \(R\), \(B\), \\
\hline subfo. & [R], \(R A, ~\) R \\
\hline
\end{tabular}

See Extended_Mnemonics of Fixed-Point Arithmetic_Instructions for more information.

\section*{Description}

The subf instruction adds the ones complement of the contents of general-purpose register (GPR) \(R A\) and 1 to the contents of GPR RB and stores the result in the target GPR RT.

The subf instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline subf & 0 & None & 0 & None \\
\hline subf. & 0 & None & 1 & LT,GT,EQ,SO \\
\hline subfo & 1 & SO,OV,CA & 0 & None \\
\hline subfo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the subf instruction never affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for EA calculation.
RB Specifies source general-purpose register for EA calculation.

\section*{Examples}
1. The following code subtracts the contents of GPR 4 from the contents of GPR 10, and stores the result in GPR 6:
```


# Assume GPR 4 contains 0x8000 7000.

# Assume GPR 10 contains 0x9000 3000.

subf 6,4,10

# GPR 6 now contains 0x0FFF C000.

```
2. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 :
\# Assume GPR 4 contains 0x0000 4500.
\# Assume GPR 10 contains \(0 \times 80007000\).
subf. 6,4,10
\# GPR 6 now contains \(0 \times 8000\) 2B00.
3. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 80000000\).
\# Assume GPR 10 contains \(0 x 00004500\).
subfo \(6,4,10\)
\# GPR 6 now contains \(0 x 80004500\).
4. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow and Overflow bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 80000000\).
\# Assume GPR 10 contains 0x0000 7000. subfo. 6,4,10
\# GPR 6 now contains \(0 \times 80007000\).

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Arithmetic_Instructions.

\section*{subfc or sf (Subtract from Carrying) Instruction}

\section*{Purpose}

Subtracts the contents of a general-purpose register from the contents of another general-purpose register and places the result in a third general-purpose register.

Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & OE \\
\hline \(22-30\) & 8 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
subfc \(\quad B A, B A, B B\)
subfc. \(B A, B A, R B\)
subfco \(\quad B A, B A, R B\)
subfco. \(\quad R A, R A, R B\)

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline sf & BA, \(B A, B B\) \\
\hline sf. & BT, \(R, ~ R A\) \\
\hline sfo & RT, \(R, ~ R A\), \\
\hline sfo. & BA, \(\triangle A, ~ B B\) \\
\hline
\end{tabular}

See Extended Mnemonics of Fixed-Point Arithmetic Instructions for more information.

\section*{Description}

The subfc and sf instructions add the ones complement of the contents of general-purpose register (GPR) \(R A\) and 1 to the contents of GPR \(R B\) and stores the result in the target GPR \(R T\).

The subfc instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The sf instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline subfc & 0 & CA & 0 & None \\
\hline subfc. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline subfco & 1 & SO,OV,CA & 0 & None \\
\hline subfco. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline sf & 0 & CA & 0 & None \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline sf. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline sfo & 1 & SO,OV,CA & 0 & None \\
\hline sfo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the subfc instruction, and the four syntax forms of the sf instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
RA Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets the Carry bit to reflect the result of the operation:
```


# Assume GPR 4 contains 0x8000 7000.

# Assume GPR 10 contains 0x9000 3000.

subfc 6,4,10

# GPR 6 now contains 0x0FFF C000.

```
2. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets Condition Register Field 0 and the Carry bit to reflect the result of the operation:
\# Assume GPR 4 contains 0x0000 4500.
\# Assume GPR 10 contains \(0 \times 80007000\).
subfc. 6,4,10
\# GPR 6 now contains \(0 \times 8000\) 2B00.
3. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times 80000000\).
\# Assume GPR 10 contains 0x0000 4500.
subfco \(6,4,10\)
\# GPR 6 now contains \(0 x 80004500\).
4. The following code subtracts the contents of GPR 4 from the contents of GPR 10, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 \times 80000000\).
\# Assume GPR 10 contains 0x0000 7000. subfco. 6,4,10
\# GPR 6 now contains \(0 \times 80007000\).

\section*{Related Information}

Fixed-Point Processor.
Eixed-Point Arithmetic Instructions.

\section*{subfe or sfe (Subtract from Extended) Instruction}

\section*{Purpose}

Adds the one's complement of the contents of a general-purpose register to the sum of another general-purpose register and then adds the value of the Fixed-Point Exception Register Carry bit and stores the result in a third general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline 21 & OE \\
\hline \(22-30\) & 136 \\
\hline 31 & Rc \\
\hline
\end{tabular}

\section*{PowerPC}
subfe \(\quad R \pi, R A\)
subfe. \(\quad B M, B A\)
subfeo \(\quad B M, B A\)
subfeo. \(\quad \mathbb{B C}, ~ \mathbb{R A}, ~ R a\)
```

POWER family
sfe RM, RA, RB
sfe.
sfeo RM, RA, RB
sfeo. BR, RA, RG

```

\section*{Description}

The subfe and sfe instructions add the value of the Fixed-Point Exception Register Carry bit, the contents of general-purpose register (GPR) RB, and the one's complement of the contents of GPR RA and store the result in the target GPR RT.

The subfe instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The sfe instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline subfe & 0 & CA & 0 & None \\
\hline subfe. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline subfeo & 1 & SO,OV,CA & 0 & None \\
\hline subfeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline sfe & 0 & CA & 0 & None \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline sfe. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline sfeo & 1 & SO,OV,CA & 0 & None \\
\hline sfeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the subfe instruction, and the four syntax forms of the sfe instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction affects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code adds the one's complement of the contents of GPR 4, the contents of GPR 10, and the value of the Fixed-Point Exception Register Carry bit and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 10 contains 0x8000 7000.
\# Assume the Carry bit is one.
subfe 6,4,10
\# GPR 6 now contains 0xF000 4000.
2. The following code adds the one's complement of the contents of GPR 4, the contents of GPR 10, and the value of the Fixed-Point Exception Register Carry bit, stores the result in GPR 6, and sets Condition Register field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 00004500\).
\# Assume GPR 10 contains \(0 x 80007000\).
\# Assume the Carry bit is zero.
subfe. 6,4,10
\# GPR 6 now contains \(0 x 8000\) 2AFF.
3. The following code adds the one's complement of the contents of GPR 4, the contents of GPR 10, and the value of the Fixed-Point Exception Register Carry bit, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x 80000000\).
\# Assume GPR 10 contains 0xEFFF FFFF.
\# Assume the Carry bit is one.
subfeo 6,4,10
\# GPR 6 now contains \(0 x 6 F F F\) FFFF.
4. The following code adds the one's complement of the contents of GPR 4, the contents of GPR 10, and the value of the Fixed-Point Exception Register Carry bit, stores the result in GPR 6, and sets the Summary Overflow, Overflow, and Carry bits in the Fixed-Point Exception Register and Condition Register Field 0 to reflect the result of the operation:
```


# Assume GPR 4 contains 0x8000 0000.

# Assume GPR 10 contains 0xEFFF FFFF.

# Assume the Carry bit is zero.

subfeo. 6,4,10

# GPR 6 now contains 0x6FFF FFFE.

```

\section*{Related Information}

Fixed-Point Processon.
Fixed-Point_Arithmetic_Instructions .

\section*{subfic or sfi (Subtract from Immediate Carrying) Instruction}

\section*{Purpose}

Subtracts the contents of a general-purpose register from a 16-bit signed integer and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 08 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & SI \\
\hline
\end{tabular}

\section*{PowerPC}
subfic \(\quad B A, B A, S\)

\section*{POWER family}
sfi
四

\section*{Description}

The subfic and sfi instructions add the one's complement of the contents of general-purpose register (GPR) RA, 1, and a 16-bit signed integer SI. The result is placed in the target GPR RT.

Note: When \(S I\) is -1 , the subfic and sfi instructions place the one's complement of the contents of GPR \(R A\) in GPR \(R T\).

The subfic and sfi instructions have one syntax form and do not affect Condition Register Field 0. These instructions always affect the Carry bit in the Fixed-Point Exception Register.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.
SI Specifies 16-bit signed integer for operation.

\section*{Examples}

The following code subtracts the contents of GPR 4 from the signed integer \(0 \times 00007000\) and stores the result in GPR 6:
\# Assume GPR 4 holds \(0 x 90003000\).
subfic 6,4,0x00007000
\# GPR 6 now holds 0x7000 4000.

\section*{Related Information}

Fixed-Point Processor .
Eixed-Point Arithmetic_Instructions.

\section*{subfme or sfme (Subtract from Minus One Extended) Instruction}

\section*{Purpose}

Adds the one's complement of a general-purpose register to -1 with carry.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & \(/ / /\) \\
\hline 21 & OE \\
\hline \(22-30\) & 232 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline PowerPC subfme subfme. subfmeo subfmeo. &  \\
\hline POWER family & \\
\hline sfme & \(B \pi / 8\) \\
\hline sfme. &  \\
\hline sfmeo & BT, 8 A \\
\hline sfmeo. & BT, \(\square^{8}\) \\
\hline
\end{tabular}

\section*{Description}

The subfme and sfme instructions add the one's complement of the contents of general-purpose register(GPR) RA, the Carry Bit of the Fixed-Point Exception Register, and x'FFFFFFFF' and place the result in the target GPR RT.

The subfme instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The sfme instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline subfme & 0 & CA & 0 & None \\
\hline subfme. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline subfmeo & 1 & SO,OV,CA & 0 & None \\
\hline subfmeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline sfme & 0 & CA & 0 & None \\
\hline sfme. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline sfmeo & 1 & SO,OV,CA & 0 & None \\
\hline sfmeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the subfme instruction, and the four syntax forms of the sfme instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction effects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code adds the one's complement of the contents of GPR 4, the Carry bit of the Fixed-Point Exception Register, and x'FFFFFFFF' and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume the Carry bit is set to one. subfme 6,4
\# GPR 6 now contains 0x6FFF CFFF.
2. The following code adds the one's complement of the contents of GPR 4, the Carry bit of the Fixed-Point Exception Register, and x'FFFFFFFF', stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume the Carry bit is set to zero. subfme. 6,4
\# GPR 6 now contains \(0 \times 4 F F B\) CFFE.
3. The following code adds the one's complement of the contents of GPR 4, the Carry bit of the Fixed-Point Exception Register, and x'FFFFFFFF', stores the result in GPR 6, and sets the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF.
\# Assume the Carry bit is set to one.
subfmeo 6,4
\# GPR 6 now contains \(0 x 10000000\).
4. The following code adds the one's complement of the contents of GPR 4, the Carry bit of the Fixed-Point Exception Register, and x'FFFFFFFF', stores the result in GPR 6, and sets Condition Register Field 0 and the Fixed-Point Exception Register to reflect the result of the operation:
```


# Assume GPR 4 contains 0xEFFF FFFFF.

# Assume the Carry bit is set to zero.

subfmeo. 6,4

# GPR 6 now contains 0x0FFF FFFF.

```

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Arithmetic Instructions .

\section*{subfze or sfze (Subtract from Zero Extended) Instruction}

\section*{Purpose}

Adds the one's complement of the contents of a general-purpose register, the Carry bit in the Fixed-Point Exception Register, and 0 and places the result in a second general-purpose register.

Syntax
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RT \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & \(/ / I\) \\
\hline 21 & OE \\
\hline \(22-30\) & 200 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{ll} 
PowerPC \\
subfze \\
subfze.
\end{tabular}
subfzeo
subfzeo.

POWER family
\begin{tabular}{|c|c|}
\hline sfz & Bh, \(B A\) \\
\hline sfze. & B7, \(R\) A \\
\hline sfzeo & Bh, \(R\) A \\
\hline sfzeo. & B7, \(\square^{\text {BA }}\) \\
\hline
\end{tabular}

\section*{Description}

The subfze and sfze instructions add the one's complement of the contents of general-purpose register (GPR) RA, the Carry bit of the Fixed-Point Exception Register, and x'00000000' and store the result in the target GPR RT.

The subfze instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.

The sfze instruction has four syntax forms. Each syntax form has a different effect on Condition Register Field 0 and the Fixed-Point Exception Register.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
\((\) OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline subfze & 0 & CA & 0 & None \\
\hline subfze. & 0 & CA & 1 & LT,GT,EQ,SO \\
\hline subfzeo & 1 & SO,OV,CA & 0 & None \\
\hline subfzeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline sfze & 0 & CA & 0 & None \\
\hline sfze. & 0 & CA & LT,GT,EQ,SO \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline sfzeo & 1 & SO,OV,CA & 0 & None \\
\hline sfzeo. & 1 & SO,OV,CA & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The four syntax forms of the subfze instruction, and the four syntax forms of the sfze instruction, always affect the Carry bit (CA) in the Fixed-Point Exception Register. If the syntax form sets the Overflow Exception (OE) bit to 1, the instruction effects the Summary Overflow (SO) and Overflow (OV) bits in the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RT Specifies target general-purpose register where result of operation is stored.
\(R A \quad\) Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code adds the one's complement of the contents of GPR 4, the Carry bit, and zero and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\). \# Assume the Carry bit is set to one. subfze 6,4 \# GPR 6 now contains 0x6FFF D000.
2. The following code adds the one's complement of the contents of GPR 4, the Carry bit, and zero, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains \(0 x B 0043000\).
\# Assume the Carry bit is set to one. subfze. 6,4
\# GPR 6 now contains \(0 \times 4\) FFB D000.
3. The following code adds the one's complement of the contents of GPR 4, the Carry bit, and zero, stores the result in GPR 6, and sets the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0xEFFF FFFF.
\# Assume the Carry bit is set to zero. subfzeo 6,4
\# GPR 6 now contains \(0 \times 10000000\).
4. The following code adds the one's complement of the contents of GPR 4, the Carry bit, and zero, stores the result in GPR 6, and sets Condition Register Field 0 and the Fixed-Point Exception Register to reflect the result of the operation:
\# Assume GPR 4 contains 0x70FB 6500. \# Assume the Carry bit is set to zero. subfzeo 6,4
\# GPR 6 now contains 0x8F04 9AFF.

\section*{Related Information}

Fixed-Point Processor.
Fixed-Point Arithmetic_Instructions .

\section*{svc (Supervisor Call) Instruction}

\section*{Purpose}

Generates a supervisor call interrupt.
Note: The svc instruction is supported only in the POWER family architecture.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 17 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / I\) \\
\hline \(16-19\) & FLI \\
\hline \(20-26\) & LEV \\
\hline \(27-29\) & FL2 \\
\hline 30 & SA \\
\hline 31 & LK \\
\hline
\end{tabular}

\section*{POWER family}
\begin{tabular}{|c|c|}
\hline svc & LFA, ELA, ELA \\
\hline svcl &  \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 17 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-29\) & SV \\
\hline 30 & SA \\
\hline 31 & LK \\
\hline
\end{tabular}
\begin{tabular}{lr} 
svca & \(S Q\) \\
svcla & \(S Q\)
\end{tabular}

\section*{Description}

The svc instruction generates a supervisor call interrupt and places bits 16-31 of the svc instruction into bits 0-15 of the Count Register (CR) and bits 16-31 of the Machine State Register (MSR) into bits 16-31 of the CR.

Consider the following when using the svc instruction:
- If the SVC Absolute bit (SA) is set to 0 , the instruction fetch and execution continues at one of the 128 offsets, b'1'll LEV Ilb'00000', to the base effective address (EA) indicated by the setting of the IP bit of the MSR. FL1 and FL2 fields could be used for passing data to the SVC routine but are ignored by hardware.
- If the SVC Absolute bit (SA) is set to 1 , then instruction fetch and execution continues at the offset, x'1FE0', to the base EA indicated by the setting of the IP bit of the MSR.
- If the Link bit (LK) is set to 1 , the EA of the instruction following the sve instruction is placed in the Link Register.

\section*{Notes:}
1. To ensure correct operation, an svc instruction must be preceded by an unconditional branch or a CR instruction. If a useful instruction cannot be scheduled as specified, use a no-op version of the cror instruction with the following syntax:
cror \(B T, B A, B B \quad\) No-op when \(B T=B A=B B\)
2. The sve instruction has the same op code as the sd (System Call) instruction.

The svc instruction has four syntax forms. Each syntax form affects the MSR.
\begin{tabular}{|l|l|l|l|}
\hline Syntax Form & Link Bit (LK) & SVC Absolute Bit (SA) & Machine State Register Bits \\
\hline svc & 0 & 0 & EE,PR,FE set to zero \\
\hline svcl & 1 & 0 & EE,PR,FE set to zero \\
\hline svca & 0 & 1 & EE,PR,FE set to zero \\
\hline svcla & 1 & 1 & EE,PR,FE set to zero \\
\hline
\end{tabular}

The four syntax forms of the svc instruction never affect the FP, ME, AL, IP, IR, or DR bits of the MSR. The EE, PR, and FE bits of the MSR are always set to 0 . The Fixed-Point Exception Register and Condition Register Field 0 are unaffected by the svc instruction.

\section*{Parameters}

LEV Specifies execution address.
FL1 Specifies field for optional data passing to SVC routine.
FL2 Specifies field for optional data passing to SVC routine.
SV Specifies field for optional data passing to SVC routine.

\section*{Related Information}

The crol (Condition Register OR) instruction, scd (System Call) instruction.
Branch Processor .
System CallInstructions.
Eunctional Differences for POWER family and PowerPC Instructions.

\section*{sync (Synchronize) or dcs (Data Cache Synchronize) Instruction}

\section*{Purpose}

The PowerPC instruction, sync, ensures that all previous instructions have completed before the next instruction is initiated.

The POWER family instruction, dcs, causes the processor to wait until all data cache lines have been written.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(/ / I\) \\
\hline \(11-15\) & \(/ / \prime\) \\
\hline \(16-20\) & \(/ / \prime\) \\
\hline \(21-30\) & 598 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}

\section*{sync}

POWER family

\section*{dcs}

\section*{Description}

The PowerPC instruction, sync, provides an ordering function that ensures that all instructions initiated prior to the sync instruction complete, and that no subsequent instructions initiate until after the sync instruction completes. When the sync instruction completes, all storage accesses initiated prior to the sync instruction are complete.

Note: The sync instruction takes a significant amount of time to complete. The eieid (Enforce In-order Execution of I/O) instruction is more appropriate for cases where the only requirement is to control the order of storage references to I/O devices.

The POWER family instruction, dcs, causes the processor to wait until all data cache lines being written or scheduled for writing to main memory have finished writing.

The dcs and sync instructions have one syntax form and do not affect the Fixed-Point Exception Register. If the Record (Rc) bit is set to 1 , the instruction form is invalid.

\section*{Examples}

The following code makes the processor wait until the result of the debflinstruction is written into main memory:
```


# Assume that GPR 4 holds 0x0000 3000.

dcbf 1,4
sync

# Wait for memory to be updated.

```

\section*{Related Information}

The eieio (Enforce In-order Execution of I/O) instruction.
Processing_and_Storage

\section*{td (Trap Double Word) Instruction}

\section*{Purpose}

Generate a program interrupt when a specific condition is true.
This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & TO Value \\
\hline \(11-15\) & A \\
\hline \(16-20\) & B \\
\hline \(21-30\) & 68 \\
\hline 31 & 0 \\
\hline
\end{tabular}

\section*{PowerPC64}
```

td
$T d, B A, B B$

```

\section*{Description}

The contents of general-purpose register (GPR) RA are compared with the contents of GPR RB. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then a trap-type program interrupt is generated.

The TO bit conditions are defined as follows:
TO bit ANDed with Condition
0 Compares Less Than.
1 Compares Greater Than.
2 Compares Equal.
3 Compares Logically Less Than.
4 Compares Logically Greater Than.

\section*{Parameters}

TO Specifies TO bits that are ANDed with compare results.
\(R A \quad\) Specifies source general-purpose register for compare.
\(R B \quad\) Specifies source general-purpose register for compare.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{Examples}

The following code generates a program interrupt:
\# Assume GPR 3 holds 0x0000_0000_0000_0001.
\# Assume GPR 4 holds 0x0000_0000_0000_0000.
td \(0 \times 2,3,4\) \# A trap type Prōgram \({ }^{-}\)Inter\(r\) rupt occurs.

\section*{Related Information}

Branch Processor.
Eixed-Point Trap_Instructions

\section*{tdi (Trap Double Word Immediate) Instruction}

\section*{Purpose}

Generate a program interrupt when a specific condition is true.
This instruction should only be used on 64-bit PowerPC processors running a 64-bit application.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 02 \\
\hline \(6-10\) & TO \\
\hline \(11-15\) & A \\
\hline \(16-31\) & SIMM \\
\hline
\end{tabular}

\section*{PowerPC64}
tdi \(\quad \pi d, ~ B A, ~ S I M M\)

\section*{Description}

The contents of general-purpose register RA are compared with the sign-extended value of the SIMM field. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

The TO bit conditions are defined as follows:
\begin{tabular}{ll} 
TO bit & ANDed with Condition \\
0 & Compares Less Than. \\
\(\mathbf{1}\) & Compares Greater Than. \\
2 & Compares Equal. \\
\(\mathbf{3}\) & Compares Logically Less Than. \\
\(\mathbf{4}\) & Compares Logically Greater Than.
\end{tabular}

\section*{Parameters}

TO Specifies TO bits that are ANDed with compare results.
\(R A \quad\) Specifies source general-purpose register for compare.
SIMM 16-bit two's-complement value which will be sign-extended for comparison.

\section*{Implementation}

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

\section*{Related Information}

Branch Processor .
Fixed-Point Trap_Instructions

\section*{tlbie or tlbi (Translation Look-Aside Buffer Invalidate Entry) Instruction}

\section*{Purpose}

Makes a translation look-aside buffer entry invalid for subsequent address translations.

\section*{Notes:}
1. The tlbie instruction is optional for the PowerPC architecture. It is supported on PowerPC 601 RISC Microprocessor, PowerPC 603 RISC Microprocessor and PowerPC 604 RISC Microprocessor.
2. tlbi is a POWER family instruction.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-20\) & RB Value \\
\hline \(21-30\) & 306 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}
tlbie
BB

\section*{POWER family}
tlbi
\(B A, ~ B B\)

\section*{Description}

The PowerPC instruction tlbie searches the Translation Look-Aside Buffer (TLB) for an entry corresponding to the effective address (EA). The search is done regardless of the setting of Machine State Register (MSR) Instruction Relocate bit or the MSR Data Relocate bit. The search uses a portion of the EA including the least significant bits, and ignores the content of the Segment Registers. Entries that satisfy the search criteria are made invalid so will not be used to translate subsequent storage accesses.

The POWER family instruction tlbi expands the EA to its virtual address and invalidates any information in the TLB for the virtual address, regardless of the setting of MSR Instruction Relocate bit or the MSR Data Relocate bit. The EA is placed into the general-purpose register (GPR) RA.

Consider the following when using the POWER family instruction tlbi:
- If GPR \(R A\) is not 0 , the EA is the sum of the contents of GPR \(R A\) and GPR RB. If GPR \(R A\) is 0 , EA is the sum of the contents of GPR RB and 0.
- If GPR RA is not 0 , EA is placed into GPR RA.
- If EA specifies an I/O address, the instruction is treated as a no-op, but if GPR RA is not 0 , EA is placed into GPR RA.

The tlbie and tlbi instructions have one syntax form and do not affect the Fixed-Point Exception Register. If the Record bit (Rc) is set to 1, the instruction form is invalid.

\section*{Parameters}

The following parameter pertains to the PowerPC instruction, tlbie, only:
RB Specifies the source general-purpose register containing the EA for the search.

The following parameters pertain to the POWER family instruction, tlbi, only:
\(R A \quad\) Specifies the source general-purpose register for EA calculation and, if \(R A\) is not GPR 0 , the target general-purpose register for operation.
RB Specifies source general-purpose register for EA calculation.

\section*{Security}

The tlbie and tlbi instructions are privileged.

\section*{Related Information}

Processing and Storage

\section*{tlbld (Load Data TLB Entry) Instruction}

\section*{Purpose}

Loads the data Translation Look-Aside Buffer (TLB) entry to assist a TLB reload function performed in software on the PowerPC 603 RISC Microprocessor.

\section*{Notes:}
1. The tlbld instruction is supported only on the PowerPC 603 RISC Microprocessor. It is not part of the PowerPC architecture and not part of the POWER family architecture.
2. TLB reload is usually done by the hardware, but on the PowerPC 603 RISC Microprocessor this is done by software.
3. When AIX Version 4 is installed on a system using the PowerPC 603 RISC Microprocessor, software to perform the TLB reload function is provided as part of the operating system. You are likely to need to use this instruction only if you are writing software for the PowerPC 603 RISC Microprocessor intended to operate without AIX Version 4.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(/ / \prime\) \\
\hline \(11-15\) & \(/ / \prime\) \\
\hline \(16-20\) & RB \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(21-30\) & 978 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

PowerPC 603 RISC Microprocessor
tlbld \(\quad R B\)

\section*{Description}

For better understanding, the following information is presented:
- Information about a typical TLB reload function that would call the tlbld instruction.
- An explanation of what the tlbld instruction does.

\section*{Typical TLB Reload Function}

In the processing of the address translation, the Effective Address (EA) is first translated into a Virtual Address (VA). The part of the Virtual Address is used to select the TLB entry. If an entry is not found in the TLB, a miss is detected. When a miss is detected, the EA is loaded into the data TLB Miss Address (DMISS) register. The first word of the target Page Table Entry is loaded into the data TLB Miss Compare (DCMP) register. A routine is invoked to compare the content of DCMP with all the entries in the primary Page Table Entry Group (PTEG) pointed to by the HASH1 register and all the entries in the secondary PTEG pointed to by the HASH2 register. When there is a match, the tlbld instruction is invoked.

\section*{tlbld Instruction Function}

The tlbld instruction loads the data Translation Look-Aside Buffer (TLB) entry selected by the content of register \(R B\) in the following way:
- The content of the data TLB Miss Compare (DCMP) register is loaded into the higher word of the data TLB entry.
- The contents of the RPA register and the data TLB Miss Address (DMISS) register are merged and loaded into the lower word of the data TLB entry.

The tlbld instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the Record bit (Rc) is set to 1 , the instruction form is invalid.

\section*{Parameters}

Specifies the source general-purpose register for EA.

\section*{Security}

The tlbld instruction is privileged.

\section*{Related Information}

The thblil (Load Instruction TLB Entry) Instruction.
Sections 2.4, 4.11.4, 7.5.2, 7.6.1, and 7.6.3 of PowerPC 603 RISC Microprocessor User’s Manual.
Section 12.5 of PowerPC Architecture.

\section*{tlbli (Load Instruction TLB Entry) Instruction}

\section*{Purpose}

Loads the instruction Translation Look-Aside Buffer (TLB) entry to assist a TLB reload function performed in software on the PowerPC 603 RISC Microprocessor.

\section*{Notes:}
1. The tlbli instruction is supported only on the PowerPC 603 RISC Microprocessor. It is not part of the PowerPC architecture and not part of the POWER family architecture.
2. TLB reload is usually done by the hardware, but on the PowerPC 603 RISC Microprocessor this is done by software.
3. When AIX Version 4 is installed on a system using the PowerPC 603 RISC Microprocessor, software to perform the TLB reload function is provided as part of the operating system. You are likely to need to use this instruction only if you are writing software for the PowerPC 603 RISC Microprocessor intended to operate without AIX Version 4.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 1010 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

PowerPC 603 RISC Microprocessor
```

tlbli
BB

```

\section*{Description}

For better understanding, the following information is presented:
- Information about a typical TLB reload function that would call the tlbli instruction.
- An explanation of what the tlbli instruction does.

\section*{Typical TLB Reload Function}

In the processing of the address translation, the Effective Address (EA) is first translated into a Virtual Address (VA). The part of the Virtual Address is used to select the TLB entry. If an entry is not found in the TLB, a miss is detected. When a miss is detected, the EA is loaded into the instruction TLB Miss Address (IMISS) register. The first word of the target Page Table Entry is loaded into the instruction TLB Miss Compare (ICMP) register. A routine is invoked to compare the content of ICMP with all the entries in the primary Page Table Entry Group (PTEG) pointed to by the HASH1 register and with all the entries in the secondary PTEG pointed to by the HASH2 register. When there is a match, the tlbli instruction is invoked.

\section*{tlbli Instruction Function}

The tlbli instruction loads the instruction Translation Look-Aside Buffer (TLB) entry selected by the content of register RB in the following way:
- The content of the instruction TLB Miss Compare (DCMP) register is loaded into the higher word of the instruction TLB entry.
- The contents of the RPA register and the instruction TLB Miss Address (IMISS) register are merged and loaded into the lower word of the instruction TLB entry.

The tlbli instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the Record bit ( Rc ) is set to 1 , the instruction form is invalid.

\section*{Parameters}

RB Specifies the source general-purpose register for EA.

\section*{Security}

The tlbli instruction is privileged.

\section*{Related Information}

The tlald (Load Data TLB Entry) Instruction.
Sections 2.4, 4.11.4, 7.5.2, 7.6.1, and 7.6.3 of PowerPC 603 RISC Microprocessor User's Manual.
Section 12.5 of PowerPC Architecture.

\section*{tlbsync (Translation Look-Aside Buffer Synchronize) Instruction}

\section*{Purpose}

Ensures that a tlbie and tlbia instruction executed by one processor has completed on all other processors.

Note: The tlbsync instruction is defined only in the PowerPC architecture and is an optional instruction. It is supported on the PowerPC 603 RISC Microprocessor and on the PowerPC 604 RISC Microprocessor, but not on the PowerPC 601 RISC Microprocessor.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{|c|}{ Value } \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & \(/ / /\) \\
\hline \(11-15\) & \(/ / /\) \\
\hline \(16-20\) & \(/ / /\) \\
\hline \(21-30\) & 566 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}

\section*{tlbsync}

\section*{Description}

The tlbsync instruction does not complete until all previous tlbie and tlbia instructions executed by the processor executing the tlbsync instruction have been received and completed by all other processors.

The tlbsync instruction has one syntax form and does not affect the Fixed-Point Exception Register. If the Record bit (Rc) is set to 1 , the instruction form is invalid.

\section*{Security}

The tlbsync instruction is privileged.
Related Information
Processing_and Storage

\section*{tw or t (Trap Word) Instruction}

\section*{Purpose}

Generates a program interrupt when a specified condition is true.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & TO Value \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 4 \\
\hline 31 & \(/\) \\
\hline
\end{tabular}

\section*{PowerPC}
tw
Tra, 目, 四

\section*{POWER family}
\(t \quad T A, R A, ~ R B\)

See Extended_Mnemonics of Fixed-Point Trap_Instructions for more information.

\section*{Description}

The \(\mathbf{t w}\) and \(\mathbf{t}\) instructions compare the contents of general-purpose register (GPR) RA with the contents of GPR RB, AND the compared results with TO, and generate a trap-type Program Interrupt if the result is not 0 .

The TO bit conditions are defined as follows.
TO bit ANDed with Condition
0 Compares Less Than.
1 Compares Greater Than.
2 Compares Equal.
3 Compares Logically Less Than.
4 Compares Logically Greater Than.

The tw and \(\mathbf{t}\) instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

TO Specifies TO bits that are ANDed with compare results.
\(R A \quad\) Specifies source general-purpose register for compare.
RB Specifies source general-purpose register for compare.

\section*{Examples}

The following code generates a Program Interrupt:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains 0x789A 789B.
tw 0x10,4,7
\# A trap type Program Interrupt occurs.

\section*{Related Information}

Branch Processor .
Eixed-Point Trap_Instructions

\section*{twi or ti (Trap Word Immediate) Instruction}

\section*{Purpose}

Generates a program interrupt when a specified condition is true.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 03 \\
\hline \(6-10\) & TO \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & SI \\
\hline
\end{tabular}

\section*{PowerPC}
twi
TA, \(B A, S\)

POWER family
ti
Ta, RA, \(B\)

See Extended Mnemonics of Fixed-Point Trap_Instructions for more information.

\section*{Description}

The twi and ti instructions compare the contents of general-purpose register (GPR) \(R A\) with the sign extended \(S /\) field, AND the compared results with TO, and generate a trap-type program interrupt if the result is not 0 .

The TO bit conditions are defined as follows.
\begin{tabular}{ll} 
TO bit & ANDed with Condition \\
0 & Compares Less Than. \\
1 & Compares Greater Than.
\end{tabular}

The twi and ti instructions have one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

TO Specifies TO bits that are ANDed with compare results.
RA Specifies source general-purpose register for compare.
SI Specifies sign-extended value for compare.

\section*{Examples}

The following code generates a Program Interrupt:
\# Assume GPR 4 holds 0x0000 0010.
twi \(0 \times 4,4,0 \times 10\)
\# A trap type Program Interrupt occurs.

\section*{Related Information}

\section*{Branch Processor}

Fixed-Point Trap_nstructions.

\section*{xor (XOR) Instruction}

\section*{Purpose}

XORs the contents of two general-purpose registers and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 31 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-20\) & RB \\
\hline \(21-30\) & 316 \\
\hline 31 & Rc \\
\hline
\end{tabular}
\begin{tabular}{ll} 
xor & \(\boxed{R A}, \boxed{B A}, \boxed{R A}\) \\
xor. & \(\boxed{B A}, \boxed{B A}, \boxed{R A}\)
\end{tabular}

\section*{Description}

The xor instruction XORs the contents of general-purpose register (GPR) RS with the contents of GPR RB and stores the result in GPR RA.

The xor instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.
\begin{tabular}{|l|l|l|l|l|}
\hline Syntax Form & \begin{tabular}{l} 
Overflow Exception \\
(OE)
\end{tabular} & \begin{tabular}{l} 
Fixed-Point \\
Exception Register
\end{tabular} & Record Bit (Rc) & \begin{tabular}{l} 
Condition Register \\
Field 0
\end{tabular} \\
\hline xor & None & None & 0 & None \\
\hline xor. & None & None & 1 & LT,GT,EQ,SO \\
\hline
\end{tabular}

The two syntax forms of the xor instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
RB Specifies source general-purpose register for operation.

\section*{Examples}
1. The following code XORs the contents of GPR 4 and GPR 7 and stores the result in GPR 6:
\# Assume GPR 4 contains \(0 x 90003000\).
\# Assume GPR 7 contains 0x789A 789B. xor 6,4,7
\# GPR 6 now contains 0xE89A 489B.
2. The following code XORs the contents of GPR 4 and GPR 7, stores the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
\# Assume GPR 4 contains 0xB004 3000.
\# Assume GPR 7 contains 0x789A 789B. xor. 6,4,7
\# GPR 6 now contains 0xC89E 489B.

\section*{Related Information}

\section*{Fixed-Point Processor .}

Eixed-Point Logical Instructions.

\section*{xori or xoril (XOR Immediate) Instruction}

\section*{Purpose}

XORs the lower 16 bits of a general-purpose register with a 16-bit unsigned integer and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \\
\hline \(0-5\) & 26 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & UI \\
\hline
\end{tabular}

\section*{PowerPC}
xori
\(B A, B S\)
```

POWER family
xoril
RA, RS, U

```

\section*{Description}

The xori and xoril instructions XOR the contents of general-purpose register (GPR) \(R S\) with the concatenation of x'0000' and a 16-bit unsigned integer \(U I\) and store the result in GPR RA.

The xori and xoril instructions have only one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}
\(R A \quad\) Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
UI Specifies 16-bit unsigned integer for operation.

\section*{Examples}

The following code XORs GPR 4 with \(0 \times 00005730\) and places the result in GPR 6:
\# Assume GPR 4 contains 0x7B41 92C0.
xori 6,4,0x5730
\# GPR 6 now contains 0x7B41 C5F0.

\section*{Related Information}

Eixed-Point Processor .
Eixed-Point_Logical_Instructions.

\section*{xoris or xoriu (XOR Immediate Shift) Instruction}

\section*{Purpose}

XORs the upper 16 bits of a general-purpose register with a 16 -bit unsigned integer and places the result in another general-purpose register.

\section*{Syntax}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Bits } & \multicolumn{1}{c|}{ Value } \\
\hline \(0-5\) & 27 \\
\hline \(6-10\) & RS \\
\hline \(11-15\) & RA \\
\hline \(16-31\) & UI \\
\hline
\end{tabular}

PowerPC
xoris \(\quad B A, B S, \square\)
```

POWER family
xoriu
BA, BS, |

```

\section*{Description}

The xoris and xoriu instructions XOR the contents of general-purpose register (GPR) RS with the concatenation of a 16-bit unsigned integer UI and 0x'0000' and store the result in GPR RA.

The xoris and xoriu instructions have only one syntax form and do not affect the Fixed-Point Exception Register or Condition Register Field 0.

\section*{Parameters}

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
UI Specifies 16-bit unsigned integer for operation.

\section*{Example}

The following code XORs GPR 4 with \(0 \times 00790000\) and stores the result in GPR 6:
\# Assume GPR 4 holds \(0 \times 90003000\).
xoris 6,4,0x0079
\# GPR 6 now holds \(0 x 90793000\).

\section*{Related Information}

\section*{Fixed-Point Processod.}

Fixed-Point Logicallustructions.

\section*{Chapter 9. Pseudo-ops}

This chapter provides an overview of assembler pseudo-ops and reference information for all pseudo-ops.

\section*{Pseudo-ops Overview}

A pseudo-operation, commonly called a pseudo-op, is an instruction to the assembler that does not generate any machine code. The assembler resolves pseudo-ops during assembly, unlike machine instructions, which are resolved only at runtime. Pseudo-ops are sometimes called assembler instructions, assembler operators, or assembler directives.

In general, pseudo-ops give the assembler information about data alignment, block and segment definition, and base register assignment. The assembler also supports pseudo-ops that give the assembler information about floating point constants and symbolic debugger information (dby).

While they do not generate machine code, the following pseudo-ops can change the contents of the assembler's location counter:
- align
- byte
- comm
- csect
- double
- dsect
- float
- Icomm
- long
- .org
- short
- space
- string
- vbyte

\section*{Pseudo-ops Grouped by Function}

Pseudo-ops can be related according to functionality into the following groups:
- Data Alignment
- Data_Definition
- Storage Definition
- Addressing
- Assembler Section Definition
- External Symbol Definition
- Static Symbol Definition
- Support for Calling Conventions
- Miscellaneous
- Symbol Table Fntries for Debuggers
- Target EnvironmentIndication

\section*{Data Alignment}

The following pseudo-op is used in the data or text section of a program:
- align

\section*{Data Definition}

The following pseudo-ops are used for data definition:
- byte
- double
- float
- long
- short
- string
- vbyte

In most instances, use these pseudo-ops to create data areas to be used by a program, as shown by this example.
```

    .csect data[rw]
    greeting: .long 'H,'O,'W,'D,'Y
.csect text[pr]
\# Assume GPR 5 contains the address of
\# csect data[rw].
1m 11, greeting(5)

```

\section*{Storage Definition}

The following pseudo-ops define or map storage:
- dsect
- space

\section*{Addressing}

The following pseudo-ops assign or dismiss a register as a base register:
- drop
- using

\section*{Assembler Section Definition}

The following pseudo-ops define the sections of an assembly language program:
- comm
- csect
- Icomm
- td
- tod

\section*{External Symbol Definition}

The following pseudo-ops define a variable as a global variable or an external variable (variables defined in external modules):
- extern

\section*{- glob}

\section*{Static Symbol Definition}

The following pseudo-op defines a static symbol:
- Iglobl

\section*{Support for Calling Conventions}

The following pseudo-op defines a debug traceback tag for performing tracebacks when debugging programs:
- Ltbtag

\section*{Miscellaneous}

The following pseudo-ops perform miscellaneous functions:
\begin{tabular}{|c|c|}
\hline hash & Provides type-checking information. \\
\hline arg & Sets the value of the current location counter. \\
\hline & Creates a special type entry in the relocation table. \\
\hline renams & Creates a synonym or alias for an illegal or undesirable name. \\
\hline sell & Assigns a value and type to a symbol. \\
\hline source & \\
\hline & Identifies the source language type. \\
\hline tocot & Defines a symbol as the table of contents (TOC) of another module. \\
\hline xline & Provides file and line number information. \\
\hline
\end{tabular}

\section*{Symbol Table Entries for Debuggers}

The following pseudo-ops provide additional information which is required by the symbolic debugger (dbx):
- bb
- bc
- bf
- bi
- bs
- eb
- .ed
- .ef
- .ei
- es
- file
- function
- Lline
- stabx
- xline

\section*{Target Environment Indication}

The following pseudo-op defines the intended target environment:
- machine

\section*{Notational Conventions}

White space is required unless otherwise specified. A space may optionally occur after a comma. White space may consist of one or more white spaces.

Some pseudo-ops may not use labels. However, with the exception of the .csect pseudo-op, you can put a label in front of a pseudo-op statement just as you would for a machine instruction statement.

The following notational conventions are used to describe pseudo-ops:
\begin{tabular}{ll} 
Name & Any valid label. \\
Register & \begin{tabular}{l} 
A general-purpose register. Register is an expression that evaluates to an integer \\
between 0 and 31, inclusive.
\end{tabular} \\
Number & \begin{tabular}{l} 
An expression that evaluates to an integer. \\
Expression
\end{tabular} \\
Unless otherwise noted, the Expression variable signifies a relocatable constant or \\
absolute expression.
\end{tabular}\(\quad\)\begin{tabular}{l} 
A floating-point constant. \\
StringConstant
\end{tabular}\(\quad\)\begin{tabular}{l} 
A string constant. \\
[ ]
\end{tabular}

\section*{.align Pseudo-op}

\section*{Purpose}

Advances the current location counter until a boundary specified by the Number parameter is reached.

\section*{Syntax}
.align Number

\section*{Description}

The .align pseudo-op is normally used in a control section (csect) that contains data.
If the Number parameter evaluates to 0 , alignment occurs on a byte boundary. If the Number parameter evaluates to 1, alignment occurs on a halfword boundary. If the Number parameter evaluates to 2, alignment occurs on a word boundary. If the Number parameter evaluates to 3, alignment occurs on a doubleword boundary.

If the location counter is not aligned as specified by the Number parameter, the assembler advances the current location counter until the number of low-order bits specified by the Number parameter are filled with the value 0 (zero).

If the .align pseudo-op is used within a .csect pseudo-op of type PR or GL which indicates a section containing instructions, alignment occurs by padding with nop (no-operation) instructions. In this case, the no-operation instruction is equivalent to a branch to the following instruction. If the align amount is less than a fullword, the padding consists of zeros.

\section*{Parameters}

Number Specifies an absolute expression that evaluates to an integer value from 0 to 12 , inclusive. The value indicates the log base 2 of the desired alignment. For example, an alignment of 8 (a doubleword) would be represented by an integer value of 3 ; an alignment of 4096 (one page) would be represented by an integer value of 12 .

\section*{Examples}

The following example demonstrates the use of the .align pseudo-op:
```

    .csect progdata[RW]
        .byte 1
        # Location counter now at odd number
        .align 1
            # Location counter is now at the next
    # halfword boundary.
    .byte 3,4
•
•
.align 2 \# Insure that the label cont

# and the .long pseudo-op are

# aligned on a full word

# boundary.

cont: .long 5004381

```

\section*{Related Information}

The byte pseudo-op, comm pseudo-op, csect pseudo-op, double pseudo-op, float pseudo-op, long pseudo-op, Lshort pseudo-op.

\section*{.bb Pseudo-op}

\section*{Purpose}

Identifies the beginning of an inner block and provides information specific to the beginning of an inner block.

\section*{Syntax}
.bb Numbed

\section*{Description}

The .bb pseudo-op provides symbol table information necessary when using the symbolic debugger.
The .bb pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}

Number Specifies the line number in the original source file on which the inner block begins.

\section*{Examples}

The following example demonstrates the use of the .bb pseudo-op:
.bb 5

\section*{.bc Pseudo-op}

\section*{Purpose}

Identifies the beginning of a common block and provides information specific to the beginning of a common block.

\section*{Syntax}
.bc
StringConstand

\section*{Description}

The .bc pseudo-op provides symbol table information necessary when using the symbolic debugger.
The .bc pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}

StringConstant Represents the symbol name of the common block as defined in the original source file.

\section*{Examples}

The following example demonstrates the use of the .bc pseudo-op:
```

.bc "commonblock"

```

\section*{Related Information}

Pseudo-ops Overview.
The ed pseudo-op.

\section*{.bf Pseudo-op}

\section*{Purpose}

Identifies the beginning of a function and provides information specific to the beginning of a function.

\section*{Syntax}
.bf
Number

\section*{Description}

The .bf pseudo-op provides symbol table information necessary when using the symbolic debugger.
The .bf pseudo-op has no other effect on assembly and is customarily inserted by a compiler.
Note: The function pseudo-op must be used if the .bf pseudo-op is used.

\section*{Parameters}

Number Represents the absolute line number in the original source file on which the function begins.

\section*{Examples}

The following example demonstrates the use of the .bf pseudo-op:
.bf 5

\section*{Related Information}

Eseudo-ops Overvien
The eff pseudo-op, function pseudo-op.

\section*{.bi Pseudo-op}

\section*{Purpose}

Identifies the beginning of an included file and provides information specific to the beginning of an included file.

\section*{Syntax}
.bi

\section*{StringConstan}

\section*{Description}

The .bi pseudo-op provides symbol table information necessary when using the symbolic debugger.
The .bi pseudo-op has no other effect on assembly and is customarily inserted by a compiler.
The .bi pseudo-op should be used with the .line pseudo-op.

\section*{Parameters}

StringConstant Represents the name of the original source file.

\section*{Examples}

The following example demonstrates the use of the .bi pseudo-op:
.bi "file.s"

\section*{Related Information}

Pseudo-ops Overview.
The Lei pseudo-op, line pseudo-op.

\section*{.bs Pseudo-op}

\section*{Purpose}

Identifies the beginning of a static block and provides information specific to the beginning of a static block.

\section*{Syntax}
```

.bs
Namd

```

\section*{Description}

The .bs pseudo-op provides symbol table information necessary when using the symbolic debugger.
The .bs pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}

Name Represents the symbol name of the static block as defined in the original source file.

\section*{Examples}

The following example demonstrates the use of the .bs pseudo-op:
```

.lcomm cgdat, 0x2b4
.csect .text[PR]
.bs cgdat
.stabx "ONE:1=Ci2,0,4;",0x254,133,0
.stabx "TW0:S2=G5TW01:3=Cc5,0,5;,0,40;;",0x258,133,8
.es

```

\section*{Related Information}

Pseudo-ops Overview.
The comm pseudo-op, Les pseudo-op, licomm pseudo-op.

\section*{.byte Pseudo-op}

\section*{Purpose}

Assembles specified values represented by the Expression parameter into consecutive bytes.

\section*{Syntax}
.byte Expression,,Expression...]

\section*{Description}

The .byte pseudo-op changes an expression or a string of expressions into consecutive bytes of data. ASCII character constants (for example, 'X) and string constants (for example, Hello, world) can also be assembled using the .byte pseudo-op. Each letter will be assembled into consecutive bytes. However, an expression cannot contain externally defined symbols. Also, an expression value longer than one byte will be truncated on the left.

\section*{Parameters}

Expression Specifies a value that is assembled into consecutive bytes.

\section*{Examples}

The following example demonstrates the use of the .byte pseudo-op:
```

    .set olddata,0xCC
    .csect data[rw]
    mine: .byte $0 \times 3 \mathrm{~F}, 0 \times 7+0 \times \mathrm{A}$, olddata, $0 \times \mathrm{xF}$
\# Load GPR 3 with the address of csect data[rw].
.csect text[pr]
1 3,mine(4)

```
```


# GPR 3 now holds 0x3F11 CCFF.

# Character constants can be represented in

# several ways:

    .csect data[rw]
    .byte "Hello, world"
    .byte 'H,'e,'l,'l,'o,',,' ,'w,'o,'r,'l,'d
    
# Both of the .byte statements will produce

# 0x4865 6C6C 6F2C 2077 6F72 6C64.

```

\section*{Related Information}

Eseudo-ops Overvien
The string pseudo-op, vbyte pseudo-op.

\section*{.comm Pseudo-op}

\section*{Purpose}

Defines an uninitialized block of storage called a common block, which can be common to more than one module.

\section*{Syntax}
.comm Qualname, Expression[, Numbed]
where QualName \(=\) Name[[StorageMappingClass]]
Note: Name is required. StorageMappingClass is optional and enclosed within brackets if specified. RW is the assumed default ifStorageMappingClass is omitted.

\section*{Description}

The .comm pseudo-op defines a block of storage specified by the Qualname parameter. The the block size is specified in bytes by the Expression parameter.

Note: By convention, use of the TD storage mapping class is restricted to common blocks no more than four (4) bytes long.

The valid values for StorageMappingClass are RW, TD, UC, and BS. These values are explained in the article on the .csect pseudo-op. If any other value is used for StorageMappingClass, the default value RW is used and a warning message is reported if the -w flag is in effect.

If TD is used for the storage mapping class, a block of zeroes, the length specified by the Expression parameter, will be written into the TOC area as an initialized csect in the .data section. If RW, UC, or BS is used as the storage mapping class, the block is not initialized in the current module and has symbol type CM (Common). At load time, the space for CM control sections with RW, UC, or BC storage mapping classes is created in the .bss section at the end of the .data section.

Several modules can share the same common block. If any of those modules have an external Control Section (csect) with the same name and the csect with the same name has a storage mapping class other than BS or UC, then the common block is initialized and becomes that other Control Section. If the common block has TD as its storage mapping class, the csect will be in the TOC area. This is accomplished at bind time.

If more than one uninitialized common block with the same Qualname is found at bind time, space is reserved for the largest one.

A common block can be aligned by using the Number parameter, which is specified as the log base 2 of the alignment desired.

\section*{Parameters}

Qualname Specifies the name and storage mapping class of the common block. If the StorageMappingClass part of the parameter is omitted, the default value RW is used. Valid StorageMappingClass values for a common block are RW, TD, UC and BS.
Expression Specifies the absolute expression that gives the length of the specified common block in bytes. Number Specifies the optional alignment of the specified common block. This is specified as the log base 2 of the alignment desired. For example, an alignment of 8 (or doubleword) would be 3 and an alignment of 2048 would be 11. This is similar to the argument for the .align pseudo-op.

\section*{Examples}
1. The following example demonstrates the use of the .comm pseudo-op:
```

    .comm proc,5120
    
# proc is an uninitialized common block of

# storage 5120 bytes long which is

# globally visible.

# Assembler SourceFile A contains:

    .comm st,1024
    
# Assembler SourceFile B contains:

    .globl st[RW]
    .csect st[RW]
    .long 1
    .long 2
    
# Using st in the above two programs refers to

# Control Section st in Assembler SourceFile B.

```
2. This example shows how two different modules access the same data:
a. Source code for C module td2.c:
```

/* This C module named td2.c */
extern long t_data;
extern void mod_s();
main()
{
t_data = 1234;
mod_s();
printf("t_data is %d\n", t_data);
}

```
b. Source for assembler module mod2.s:
```

.file "mod2.s"
.csect .mod_s[PR]
.globl .mod_s[PR]
.set RTOC, 2
1 5, t_data[TD] (RTOC) \# Now GPR5 contains the
\# t_data value
ai $5,5,14$
stu 5, t_data[TD] (RTOC)
br
.toc
.comm t_data[TD],4 \# t_data is a global symbol

```
c. Instructions for making executable td2 from the C and assembler source:
as -o mod2.o mod2.s
cc -o td2 td2.c mod2.0
d. Running td2 will cause the following to be printed:
t_data is 1248

\section*{Related Information}

Eseudo-ops_Overview
The Lalign pseudo-op, Lesect pseudo-op, Lglobl pseudo-op, Icomm pseudo-op, لang pseudo-op.

\section*{.csect Pseudo-op}

\section*{Purpose}

Groups code or data into a control section (csect) and gives that csect a name, a storage mapping class, and an alignment.

\section*{Syntax}
.csect QualName Numbed
where QualName \(=\) [Name][[StorageMappingClass]]
Note: The boldfaced brackets containing StorageMappingClass are part of the syntax and do not specify an optional parameter.

\section*{Description}

The following information discusses using the .csect pseudo-op:
- A csect QualName parameter takes the form:
symbol [XX]
OR
symbol \(\{X X\}\)
where either the [ ] (square brackets) or \{ \} (curly brackets) surround a two- or three-character storage mapping class identifier. Both types of brackets produce the same results.

The QualName parameter can be omitted. If it is omitted, the csect is unnamed and the [PR] StorageMappingClass is used. If a QualName is used, the Name parameter is optional and the StorageMappingClass is required. If no Name is specified, the csect is unnamed.

Each control section has a storage mapping class associated with it that is specified in the qualification part of QualName. The storage mapping class determines the object data section, specifically the .text, .data, or .bss section, in which the control section is grouped. The .text section contains read-only data. The .data and .bss sections contain read/write data.

The storage mapping class also indicates what kind of data should be contained within the control section. Many of the storage mapping classes listed have specific implementation and convention details. In general, instructions can be contained within csects of storage mapping class PR. Modifiable data can be contained within csects of storage mapping class RW.

A csect is associated with one of the following storage mapping classes. Storage mapping class identifiers are not case-sensitive. The storage mapping class identifiers are listed in groups for the .text,
.data, and .bss object data sections.

\section*{.text Section Storage Mapping Classes}

PR Program Code. Identifies the sections that provide executable instructions for the module.
RO Read-Only Data. Identifies the sections that contain constants that are not modified during execution.
DB Debug Table. Identifies a class of sections that have the same characteristics as read-only data.
GL Glue Code. Identifies a section that has the same characteristics as Program Code. This type of section has code to interface with a routine in another module. Part of the interface code requirement is to maintain TOC addressability across the call.
XO Extended Operation. Identifies a section of code that has no dependency on the TOC (no references through the TOC). It is intended to reside at a fixed address in memory so that it can be the target of a branch to an absolute address.

Note: This storage mapping class should not be used in assembler source programs.
SV Supervisor Call. Identifies a section of code that is to be treated as a supervisor call.
TB Traceback Table. Identifies a section that contains data associated with a traceback table.
TI Traceback Index. Identifies a section that contains data associated with a traceback index.

\section*{.data Section Storage Mapping Classes}

TCO TOC Anchor used only by the predefined TOC symbol. Identifies the special symbol TOC. Used only for the TOC anchor.
TC TOC Entry. Generally indicates a csect that contains addresses of other csects or global symbols. If it contains only one address, the csect is usually four bytes long.
TD TOC Entry. Identifies a csect that contains scalar data that can be directly accessed from the TOC. For frequently used global symbols, this is an alternative to indirect access through an address pointer csect within the TOC. By convention, TD sections should not be longer than four bytes. Contains initialized data that can be modified during program execution.
\begin{tabular}{ll} 
UA & Unknown Type. Identifies a section that contains data of an unknown storage mapping class. \\
RW & Read/Write Data. Identifies a section that contains data that is known to require change during \\
execution.
\end{tabular}

\section*{.bss Section Storage Mapping Classes}
\(\begin{array}{ll}\text { BS } & \text { BSS class. Identifies a section that contains uninitialized read/write data. } \\ \text { UC } & \text { Unnamed FORTRAN Common. Identifies a section that contains read/write data. }\end{array}\)
A csect is one of the following symbol types:
ER External Reference
SD CSECT Section Definition
LD Entry Point - Label Definition
CM Common (BSS)
- All of the control sections with the same QualName value are grouped together, and a section can be continued with a .csect statement having the same QualName. Different csects can have the same name and different storage mapping classes. Therefore, the storage mapping class identifier must be used when referring to a csect name as an operand of other pseudo-ops or instructions.
However, for a given name, only one csect can be externalized. If two or more csects with the same name are externalized, a run error may occur, since the linkage editor treats the csects as duplicate symbol definitions and selects only one of them to use.
- A control section is relocated as a body.
- Control sections with no specified name (Name) are identified with their storage mapping class, and there can be an unnamed control section of each storage mapping class. They are specified with a QualName that only has a storage mapping class (for instance, .csect [RW] has a QualName of [RW]).
- If no .csect pseudo-op is specified before any instructions appear, then an unnamed Program Code ([PR]) control section is assumed.
- A csect with the BS or UC storage mapping class will have a csect type of CM (Common), which reserves spaces but has no initialized data. All other control sections defined with the .csect pseudo-op are of type SD (Section Definition). The .comm or .Icomm pseudo-ops can also be used to define control sections of type CM. No external label can be defined in a control section of type CM.
- Do not label .csect statements. The .csect may be referred to by its QualName, and labels may be placed on individual elements of the .csect.

\section*{Parameters}
\begin{tabular}{ll} 
Number & \begin{tabular}{l} 
Specifies an absolute expression that evaluates to an integer value from 0 to 31 , inclusive. This value \\
indicates the log base 2 of the desired alignment. For example, an alignment of 8 (a doubbeword) \\
would be represented by an integer value of 3 ; an alignment of 2048 would be represented by an \\
integer value of 11. This is similar to the usage of the Number parameter for the .align pseudo-op. \\
Alignment occurs at the beginning of the csect. Elements of the csect are not individually aligned.
\end{tabular} \\
\begin{tabular}{l} 
The Number parameter is optional. If it it in sot specified, the default value is 2 .
\end{tabular} \\
QualName & \begin{tabular}{l} 
Specifies a Name and StorageMappingClass for the control section. If Name is not given, the csect is \\
identified with its StorageMappingClass. If neither the Name nor the StorageMappingClass are given, \\
the csect is unnamed and has a storage mapping class of [PR]. If the Name is specified, the
\end{tabular} \\
StorageMappingClass must also be specified.
\end{tabular}

\section*{Examples}

The following example defines three csects:
```


# A csect of name proga with Program Code Storage Mapping Class.

.csect proga[PR]
1h 30,0x64(5)

# A csect of name pdata_ with Read-Only Storage Mapping Class.

.csect pdata_[RO]
11: .long 0x7782
12: .byte 'a,'b,'c,'d,'e
.csect [RW],3 \# An unnamed csect with Read/Write
\# Storage Mapping Class and doubleword
\# alignment.
.float -5

```

\section*{Related Information}

Eseudo-ops Overvien
The comm pseudo-op, globl pseudo-op, لamm pseudo-op, align pseudo-op.

\section*{.double Pseudo-op}

\section*{Purpose}

Stores a double floating-point constant at the next fullword location.

\section*{Syntax}
.double
FloatingConstant

\section*{Parameters}

\section*{Examples}

The following example demonstrates the use of the .double pseudo-op:
```

.double 3.4
.double -77
.double 134E12
double 5e300
.double 0.45

```

\section*{Related Information}

Pseudo-ops Overview
The float pseudo-op.

\section*{.drop Pseudo-op}

\section*{Purpose}

Stops using a specified register as a base register.

\section*{Syntax}
.drop
Number

\section*{Description}

The .drop pseudo-op stops a program from using the register specified by the Number parameter as a base register in operations. The .drop pseudo-op does not have to precede the .using pseudo-op when changing the base address, and the .drop pseudo-op does not have to appear at the end of a program.

\section*{Parameters}

Number
Specifies an expression that evaluates to an integer from 0 to 31 inclusive.

\section*{Examples}

The following example demonstrates the use of the .drop pseudo-op:
```

.using _subrA,5
\# Register 5 can now be used for addressing
\# with displacements calculated
\# relative to _subrA.
\# .using does not load GPR 5 with the address
\# of _subrA. The program must contain the
\# appropriate code to ensure this at runtime.
.
.
.drop 5
\# Stop using Register 5.
.using _subrB,5
\# Now the assembler calculates
\# displacements relative to _subrB

```

\section*{Related Information}

Pseudo-ops Overview.
The using pseudo-op.

\section*{.dsect Pseudo-op}

\section*{Purpose}

Identifies the beginning or the continuation of a dummy control section.

\section*{Syntax}

\section*{dsect Name}

\section*{Description}

The .dsect pseudo-op identifies the beginning or the continuation of a dummy control section. Actual data declared in a dummy control section is ignored; only the location counter is incremented. All labels in a dummy section are considered to be offsets relative to the beginning of the dummy section. A dsect that has the same name as a previous dsect is a continuation of that dummy control section.

The .dsect pseudo-op can declare a data template that can then be used to map out a block of storage. The .using pseudo-op is involved in doing this.

\section*{Parameters}

Name Specifies a dummy control section.

\section*{Examples}
1. The following example demonstrates the use of the .dsect pseudo-op:
```

    .dsect datal
    .long 0
    # 1 Fullwordd2: .short 0,0,0,0,0,0,0,0,0,0 # 10 Halfwords
    d3: .byte 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 \# 15 bytes
.align 3 \#Align to a double word.
d4: .space 64 \#Space 64 bytes
.csect main[PR]
.using datal,7
1 5,d2

# This will actually load

# the contents of the

# effective address calculated

# by adding the offset d2 to

# that in GPR }7\mathrm{ into GPR }5

```
2. The following example contains several source programs which together show the use of .dsect and .using pseudo-ops in implicit-based addressing.
a. Source program foo_pm.s:
\begin{tabular}{ll}
.csect & foo_data[RW] \\
. long & \(0 \times 2 a\) \\
. short & 10 \\
. short & 20
\end{tabular}
```

.glob1 .foo_pm[PR]
.csect .foo_pm[PR]
.extern 11
.using TOC[TC0], 2
1 7, T.foo_data
b 11
br
.toc
T.foo_data: .tc foo_data[TC], foo_data[RW]

```
b. Source program bar_pm.s:
```

.csect bar_data[RW]
.long 0xbb
.short 30
.short 40
.globl .bar_pm[PR]
.csect .bar_pm[PR]
.extern 11
.using TOC[TC0], 2
1 7, T.bar_data
b }1
br
.toc

```
T.bar_data: .tc bar_data[TC], bar_data[RW]
c. Source program c1_s:
\begin{tabular}{|c|c|c|c|}
\hline & .dsect & datal & \\
\hline d1: & .long & 0 & \\
\hline d2: & . short & 0 & \\
\hline d3: & . short & 0 & \\
\hline & . globl & .c1[PR] & \\
\hline & .csect & .c1[PR] & \\
\hline & . globl & 11 & \\
\hline 11: & .using & data1, 7 & \\
\hline & 1 5, & d1 & \\
\hline & stu 5, & t_data[TD] (2) & \\
\hline & br & & \begin{tabular}{l}
this br is necessary. \\
without it, prog hangs
\end{tabular} \\
\hline & .toc & & \\
\hline & . comm & t_data[TD],4 & \\
\hline
\end{tabular}
d. Source for main program mm. c:
```

extern long t_data;
main()
{
int sw;
sw = 2;
if ( sw == 2 ) {
foo pm();
printf ( "when sw is 2, t_data is 0x%x\n", t_data );
}
sw = 1;
if ( sw == 1 ) {
bar_pm();
printf ( "when sw is 1, t_data is 0x%x\n", t_data );
}
}

```
e. Instructions for creating the executable file from the source:
```

as -o foo_pm.o foo_pm.s
as -o bar_pm.o bar_pm.s
as -o cl.o cl.s
cc -0 mm mm.c foo_pm.o bar_pm.o c1.0

```
f . The following is printed if mm is executed:
when sw is 2, t_data is 0xaa
when sw is 1, t_data is \(0 x b b\)

\section*{Related Information}

Pseudo-ops Overview.
The csect pseudo-op, using pseudo-op.

\section*{.eb Pseudo-op}

\section*{Purpose}

Identifies the end of an inner block and provides additional information specific to the end of an inner block.

\section*{Syntax}
```

.eb Numbet

```

\section*{Description}

The .eb pseudo-op identifies the end of an inner block and provides symbol table information necessary when using the symbolic debugger.

The .eb pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}

Number Specifies a line number in the original source file on which the inner block ends.

\section*{Examples}

The following example demonstrates the use of the .eb pseudo-op:
.eb 10

\section*{Related Information}

\section*{Pseudo-ops Overview.}

The \(\mathbf{b b}\) pseudo-op.

\section*{.ec Pseudo-op}

\section*{Purpose}

Identifies the end of a common block and provides additional information specific to the end of a common block.

\section*{Syntax}
.ec

\section*{Description}

The .ec pseudo-op identifies the end of a common block and provides symbol table information necessary when using the symbolic debugger.

The .ec pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Examples}

The following example demonstrates the use of the .ec pseudo-op:
```

.bc "commonblock"
.ec

```

\section*{Related Information}

\author{
Pseudo-ops Overview
}

The bce pseudo-op.

\section*{.ef Pseudo-op}

\section*{Purpose}

Identifies the end of a function and provides additional information specific to the end of a function.

\section*{Syntax}
.ef
Numbed

\section*{Description}

The .ef pseudo-op identifies the end of a function and provides symbol table information necessary when using the symbolic debugger.

The .ef pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}

Number Specifies a line number in the original source file on which the function ends.

\section*{Examples}

The following example demonstrates the use of the .ef pseudo-op:
.ef 10

\section*{Related Information}

Pseudo-ops Overview.
The bfl pseudo-op.

\section*{.ei Pseudo-op}

\section*{Purpose}

Identifies the end of an included file and provides additional information specific to the end of an included file.

\section*{Syntax \\ .ei}

\section*{Description}

The .ei pseudo-op identifies the end of an included file and provides symbol table information necessary when using the symbolic debugger.

The .ei pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Examples}

The following example demonstrates the use of the .ei pseudo-op:
.ei "file.s"

\section*{Related Information}

Eseudo-ops Overview
The bil pseudo-op.

\section*{.es Pseudo-op}

\section*{Purpose}

Identifies the end of a static block and provides additional information specific to the end of a static block.

\section*{Syntax}
.es

\section*{Description}

The .es pseudo-op identifies the end of a static block and provides symbol table information necessary when using the symbolic debugger.

The .es pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Examples}

The following example demonstrates the use of the .es pseudo-op:
```

.lcomm cgdat, 0x2b4
.csect .text[PR]
.bs cgdat
.stabx "ONE:1=Ci2,0,4;",0x254,133,0
.stabx "TWO:S2=G5TW01:3=Cc5,0,5;,0,40;;",0x258,133,8
.es

```

\section*{Related Information}

\author{
Eseudo-ops Overvien
}

The bs pseudo-op.

\section*{.extern Pseudo-op}

\section*{Purpose}

Identifies a symbol defined in another source module.

\section*{Syntax}
.extern Name

\section*{Description}

The .extern instruction identifies the Name value as a symbol defined in another source module, and Name becomes an external symbol. Any external symbols used in the current assembly that are not defined in the current assembly must be declared with an .extern statement. A locally defined symbol that appears in an .extern statement is equivalent to using that symbol in a .globl statement. A symbol not locally defined that appears in a .globl statement is equivalent to using that symbol in an .extern statement. An undefined symbol is flagged as an error unless the flag of the as command is used.

\section*{Parameters}

Name Specifies an operand that is an external symbol and that can be a Qualname. (A Qualname parameter specifies the Name and StorageMappingClass values for the control section.)

\section*{Examples}

The following example demonstrates the use of the .extern pseudo-op:
.extern proga[PR]
.toc
T.proga: .tc proga[TC],proga[PR]

\section*{Related Information}

Pseudo-ops Overview.
The [csect pseudo-op, [globl pseudo-op.

\section*{.file Pseudo-op}

\section*{Purpose}

Identifies a source file name.

\section*{Syntax}
file
StringConstant

\section*{Description}

The .file pseudo-op provides symbol table information necessary for the use of the symbolic debugger and linkage editor. The .file pseudo-op also provides the intended target environment and source language type for the use of the link editor.

For cascade compilers, the .file pseudo-op has no other effect on assembly and is customarily inserted by the compiler.

It is recommended that the .file pseudo-op be placed at the beginning of the source code for assembly language programs. If the .file pseudo-op is omitted from the source code, the assembler processes the program as if the .file pseudo-op were the first statement. The assembler does this by creating an entry in the symbol table with the source program name as the file name. If the source is standard input, the file name will be noname. The assembler listing will not have this inserted entry.

\section*{Parameters}

\section*{Examples}
1. To use a source file named main.c, enter:
.file "main.c"
2. To use a source file named asml.s, enter:
.file "asml.s"

\section*{Related Information}

Eseudo-ops Overvien
The function pseudo-op.

\section*{.float Pseudo-op}

\section*{Purpose}

Stores a floating-point constant at the next fullword location.

\section*{Syntax}
.float EloatingConstan

\section*{Description}

The .float stores a floating-point constant at the next fullword location. Fullword alignment occurs if necessary.

\section*{Parameters}

FloatingConstant Specifies a floating-point constant to be assembled.

\section*{Examples}

The following example demonstrates the use of the .float pseudo-op:
.float 3.4
.float -77
.float 134E-12

\section*{Related Information}

Eseudo-ops Overview
The double pseudo-op.

\section*{.function Pseudo-op}

\section*{Purpose}

Identifies a function and provides additional information specific to the function.

\section*{Syntax}

\author{
.function Name, Expressiond, Expression7, Expression3, Expression4]
}

\section*{Description}

The .function pseudo-op identifies a function and provides symbol table information necessary for the use of the symbolic debugger.

The .function pseudo-op has no other effect on assembly and is customarily inserted by a compiler.

\section*{Parameters}
\begin{tabular}{ll} 
Name & \begin{tabular}{l} 
Represents the function Name and should be defined as a symbol or control section (csect) \\
Qualname in the current assembly. (A Qualname specifies a Name and StorageMappingClass \\
for the control section.)
\end{tabular} \\
Expression1 & \begin{tabular}{l} 
Represents the top of the function.
\end{tabular} \\
Expression2 & \begin{tabular}{l} 
Represents the storage mapping class of the function. \\
Expression3
\end{tabular} \\
Represents the type of the function.
\end{tabular}

The third and fourth parameters to the .function pseudo-op serve only as place holders. These parameters are retained for downward compatibility with previous systems (RT, System V).

Expression4 Represents the size of the function (in bytes). This parameter must be an absolute expression. This parameter is optional.

Note: If the Expression4 parameter is omitted, the function size is set to the size of the csect to which the function belongs. A csect size is equal to the function size only if the csect contains one function and the beginning and end of the csect are the same as the beginning and end of the function.

\section*{Examples}

The following example illustrates the use of the .function pseudo-op:
.globl .hello[pr]
.csect .hello[pr]
.function .hello[pr],L.1B,16,044,0x86
L.1B:

\section*{Related Information}

\section*{Eseudo-ops Overvien}

The bf pseudo-op, ef pseudo-op, ffile pseudo-op.

\section*{.globl Pseudo-op}

\section*{Purpose}

Makes a symbol globally visible to the linker.

\section*{Syntax}
```

.globl
Namd

```

\section*{Description}

The .globl pseudo-op makes the symbol Name globally visible to the linker and available to any file that is linked to the file in which the .globl pseudo-op occurs.
- If the .globl pseudo-op is not used for a symbol, then that symbol is, unless otherwise effected, only visible within the current assembly and not to other modules that may later be linked to the current assembly. Alternately, the .extern pseudo-op can be used to effect visibility.
- If Name is defined in the current assembly, its type and value arise from that definition, not the .globl definition.
- The binder maps all common segments with the same name into the same memory. If the name is declared .globl and defined in one of the segments, this has the same effect as declaring the common symbols to be .globl in all segments. In this way, common memory can be initialized.

\section*{Parameters}

Name Represents any label or symbol that is defined locally and requires external visibility. This parameter can be a Qualname. (A Qualname specifies a Name and StorageMappingClass for the control section.)

\section*{Examples}

The following example illustrates the use of the .globl pseudo-op:
.globl main
main:
.csect data[rw]
.globl data[rw]

\section*{Related Information}

Pseudo-ops Overview.
The comm pseudo-op, extern pseudo-op.

\section*{.hash Pseudo-op}

\section*{Purpose}

Associates a hash value with an external symbol.

\section*{Syntax}
.hash Namd, StringConstan

\section*{Description}

The hash string value contains type-checking information. It is used by the link-editor and program loader to detect variable mismatches and argument interface errors prior to the execution of a program.

Hash string values are usually generated by compilers of strongly typed languages. The hash value for a symbol can only be set once in an assembly. See Type-Check Section in the XCOFF Object (a.out) File Format for more information on type encoding and checking.

\section*{Parameters}

Name
Represents a symbol. Because this should be an external symbol, Name should appear in an .extern or .global statement.

Represents a type-checking hash string value. This parameter consists of characters that represent a hexadecimal hash code and must be in the set [0-9A-F] or [0-9a-f].

A hash string comprises the following three fields:
- Language Identifier is a 2-byte field representing each language. The first byte is \(0 \times 00\). The second byte contains predefined language codes that are the same as those listed in the source pseudo-op.
- General Hash is a 4-byte field representing the most general form by which a data symbol or function can be described. It is the greatest common denominator among languages supported by AIX. A universal hash can be used for this field.
- Language Hash is a 4-byte field containing a more detailed, language-specified representation of data symbol or function.

Note: A hash string must have a length of 10 bytes. Otherwise, a warning message is reported when the -w flag is used. Since each character is represented by two ASCII codes, the 10-byte hash character string is represented by a string of 20 hexadecimal digits.

\section*{Examples}

The following example illustrates the use of the .hash pseudo-op:
```

.extern b[pr]
.extern a[pr]
.extern e[pr]
.hash b[pr],"0000A9375C1F51C2DCF0"
.hash a[pr],"ff0a2cc12365de30" \# warning may report
.hash e[pr],"00002020202051C2DCF0"

```

\section*{Related Information}

Pseudo-ops Overview.

\section*{Type-Check Section in XCOFF Object (a.out) File Format.}

The extern pseudo-op, globl pseudo-op.

\section*{.Icomm Pseudo-op}

\section*{Purpose}

Defines a local uninitialized block of storage.

\section*{Syntax}
.lcomm Named, Expression[, Named]

\section*{Description}

The .lcomm pseudo-op defines a local uninitialized block of storage called a local common (LC) section. At run time, this storage block will be reserved when the LC section is allocated at the end of the .data section. This storage block is for uninitialized data.

Use the .Icomm pseudo-op with local uninitialized data, which is data that will probably not be accessed outside the local assembly.

The symbol Name1 is a label at the top of the local uninitialized block of storage. The location counter for this LC section is incremented by the Expression parameter. A specific LC section can be specified by the Name2 parameter. Otherwise an unnamed section is used.

\section*{Parameters}
\begin{tabular}{ll} 
Name1 & \begin{tabular}{l} 
Represents a relocatable symbol. The symbol Name1 is a label at the top of the local \\
uninitialized block of storage. Name1 does not appear in the symbol table unless it is the \\
operand of a .globl statement.
\end{tabular} \\
Expression & \begin{tabular}{l} 
Represents an absolute expression that is defined in the first pass of the assembler. The \\
Expression parameter also increments the location counter for the LC section.
\end{tabular} \\
Name2 & \begin{tabular}{l} 
Represents a control section (csect) name that has storage mapping class BS and storage type \\
CM. The Name2 parameter allows the programmer to specify the BS csect for the allocated
\end{tabular} \\
storage. If a specific LC section is not specified by the Name2 parameter, an unnamed section is \\
used.
\end{tabular}

\section*{Examples}
1. To set up 5 KB of storage and refer to it as buffer:
.lcomm buffer, 5120
\# Can refer to this 5 K
\# of storage as "buffer".
2. To set up a label with the name proga:
.1comm b3,4,proga
\# b3 will be a label in a csect of class BS
\# and type CM with name "proga".

\section*{Related Information}

\section*{Pseudo-ops Overview}

The comm pseudo-op.

\section*{.Iglobl Pseudo-op}

\section*{Purpose}

Provides a means to keep the information of a static name in the symbol table.

\section*{Syntax}
.Iglobl Nam

\section*{Description}

A static label or static function name defined within a control section (csect) must be kept in the symbol table so that the static label or static function name can be referenced. This symbol has a class of "hidden external" and differs from a global symbol. The .Iglobl pseudo-op gives the symbol specified by the Name parameter have a symbol type of LD and a class of C_HIDEXT.

Note: The .Iglobl pseudo-op does not have to apply to any csect name. The assembler automatically generates the symbol table entry for any csect name with a class of C_HIDEXT unless there is an explicit lglobl pseudo-op applied to the csect name. If an explicit .globl pseudo-op applies to the csect name, the symbol table entry class for the csect is C_EXT.

\section*{Parameters}

Name Specifies a static label or static function name that needs to be kept in the symbol table.

\section*{Examples}

The following example demonstrates the use of the .Iglobl pseudo-op:
```

    .toc
    .file "test.s"
    .lglobl .foo
    .csect foo[DS]
    foo:
.long .foo,TOC[tc0],0
.csect [PR]
.foo:
.stabx "foo:F-1",.foo,142,0
.function .foo,.foo,16,044,L..end_foo-.foo
.
.
>

```

Related Information
Pseudo-ops Overview.
The function pseudo-op, globl pseudo-op.

\section*{.line Pseudo-op}

\section*{Purpose}

Identifies a line number and provides additional information specific to the line number.

\section*{Syntax}
.line Numbet

\section*{Description}

The .line pseudo-op identifies a line number and is used with the bil pseudo-op to provide a symbol table and other information necessary for use of the symbolic debugger.

This pseudo-op is customarily inserted by a compiler and has no other effect on assembly.

\section*{Parameters}

Number Represents a line number of the original source file.

\section*{Examples}

The following example illustrates the use of the .line pseudo-op:
```

.globl .hello[pr]
.csect .hello[pr]
.align 1
.function .hello[pr],L.1B,16,044

```
```

.stabx "hello:f-1",0,142,0

```
.bf 2
. line 1
. 1 ine 2

\section*{Related Information}

Eseudo-ops Overview
The bil pseudo-op, bf pseudo-op, function pseudo-op.

\section*{.long Pseudo-op}

\section*{Purpose}

Assembles expressions into consecutive fullwords.

\section*{Syntax}
```

.long Expressiol[,Expression,..]

```

\section*{Description}

The .long pseudo-op assembles expressions into consecutive fullwords. Fullword alignment occurs as necessary.

\section*{Parameters}

Expression Represents any expression to be assembled into fullwords.

\section*{Examples}

The following example illustrates the use of the .long pseudo-op:
.long 24,3,fooble-333,0

\section*{Related Information}

Pseudo-ops Overview.
The byte pseudo-op, short pseudo-op, vbyte pseudo-op.

\section*{.Ilong Pseudo-op}

\section*{Purpose}

Assembles expressions into consecutive double-words.

\section*{Syntax}
.llong Expression[[Expression,...]

\section*{Description}

The .llong pseudo-op assembles expressions into consecutive double-words. In 32-bit mode, alignment occurs on fullword boundaries as necessary. In 64-bit mode, alignment occurs on double-word boundaries as necessary.

\section*{Parameters}

Represents any expression to be assembled into fullwords/double-words.

\section*{Examples}

The following example illustrates the use of the .llong pseudo-op:
.extern fooble
. 1 long 24,3, fooble-333,0
which fills 4 double-words, or 32 bytes, of storage.

\section*{Related Information}

\section*{Pseudo-ops Overview}

The byte pseudo-op, short pseudo-op, vbyte pseudo-op, .long pseudo-op.

\section*{.machine Pseudo-op}

\section*{Purpose}

Defines the intended target environment.

\section*{Syntax}
.machine
StringConstan

\section*{Description}

The .machine pseudo-op selects the correct instruction mnemonics set for the target machine. It provides symbol table information necessary for the use of the linkage editor. The .machine pseudo-op overrides the setting of the as command's flag, which can also be used to specify the instruction mnemonics set for the target machine.

The .machine pseudo-op can occur in the source program more than once. The value specified by a .machine pseudo-op overrides any value specified by an earlier .machine pseudo-op. It is not necessary to place the first .machine pseudo-op at the beginning of a source program. If no .machine pseudo-op occurs at the beginning of a source program and the -m flag is not used with the as command, the default assembly mode is used. The default assembly mode is overridden by the first .machine pseudo-op.

If a .machine pseudo-op specifies a value that is not valid, an error is reported. As a result, the last valid value specified by the default mode value, the -m flag, or a previous .machine pseudo-op is used for the remainder of the instruction validation in the assembler pass one.

\section*{Parameters}

\author{
StringConstant
}

Specifies the assembly mode. This parameter is not case-sensitive, and can be any of the values which can be specified with the -m flag on the command line. Possible values, enclosed in quotation marks, are:

\section*{Null string ("") or nothing}

Specifies the default assembly mode. A source program can contain only instructions that are common to both POWER family and PowerPC. Any other instruction causes an error

This mode is new beginning with the AIX 4.1 assembler.
push Saves the current assembly mode in the assembly mode pushdown stack.
pop Removes a previously saved value from the assembly mode pushdown stack and restore the assembly mode to this saved value.

Note: The intended use of push and pop is inside of include files which alter the current assembly mode. .machine "push" should be used in the included file, before it changes the current assembly mode with another .machine. Similarly, .machine "pop" should be used at the end of the included file, to restore the input assembly mode.

Attempting to hold more than 100 values in the assembly mode pushdown stack will result in an assembly error. The pseudo-ops .machine "push" and .machine "pop" are used in pairs.
ppc Specifies the PowerPC common architecture, 32-bit mode. A source program can contain only PowerPC common architecture, 32-bit instructions. Any other instruction causes an error.
ppc64 Specifies the PowerPC 64-bit mode. A source program can contain only PowerPC 64-bit instructions. Any other instruction causes an error.
com Specifies the POWER family and PowerPC architecture intersection mode. A source program can contain only instructions that are common to both POWER family and PowerPC. Any other instruction causes an error.
pwr Specifies the POWER family architecture, POWER family implementation mode. A source program can contain only instructions for the POWER family implementation of the POWER family architecture. Any other instruction causes an error.
pwr2 POWER family architecture, POWER2 implementation. A source program can contain only instructions for the POWER2 implementation of the POWER family architecture. Any other instruction causes an error. (pwr2 is the preferred value, but the alternate value pwrx can also be used.)
any Any nonspecific POWER family/PowerPC architecture or implementation mode. This includes mixtures of instructions from any of the valid architectures or implementations.

601 Specifies the PowerPC architecture, PowerPC 601 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC architecture, PowerPC 601 RISC Microprocessor. Any other instruction causes an error.

Attention: It is recommended that the 601 assembly mode not be used for applications that are intended to be portable to future PowerPC systems. The com or ppc assembly mode should be used for such applications.

The PowerPC 601 RISC Microprocessor implements the PowerPC architecture, plus some POWER family instructions which are not included in the PowerPC architecture. This allows existing POWER family applications to run with acceptable performance on PowerPC systems. Future PowerPC systems will not have this feature. The 601 assembly mode may result in applications that will not run on existing POWER family systems and that may not have acceptable performance on future PowerPC systems, because the 601 assembly mode permits the use of all the instructions provided by the PowerPC 601 RISC Microprocessor.

603 Specifies the PowerPC architecture, PowerPC 603 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC architecture, PowerPC 603 RISC Microprocessor. Any other instruction causes an error.

604 Specifies the PowerPC architecture, PowerPC 604 RISC Microprocessor mode. A source program can contain only instructions for the PowerPC architecture, PowerPC 604 RISC Microprocessor. Any other instruction causes an error.

A35 Specifies the A35 mode. A source program can contain only instructions for the A35. Any other instruction causes an error.

Note: See as Command Flags for more information on assembly mode values.

\section*{Examples}
1. To set the target environment to POWER family architecture, POWER family implementation:
.machine "pwr"
2. To set the target environment to any non-specific POWER family/PowerPC architecture or implementation mode:
.machine "any"
3. To explicitly select the default assembly mode:
.machine ""
4. The following example of assembler output for a fragment of code shows the usage of .machine "push" and .machine "pop":
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{push1.s} & V4.1 & \[
04 / 15 / 94
\] \\
\hline File\# & Line\# & Mode Name & Loc Ctr & Object Code & Source \\
\hline 0 & 1 & & & & .machine "pwr2" \\
\hline 0 & 2 & & & & .csect longname1[PR] \\
\hline 0 & 3 & PWR2 longna & 00000000 & 0000000a & . 10 ng 10 \\
\hline 0 & 4 & PWR2 longna & 00000004 & 329e000a & ai \(20,30,10\) \\
\hline 0 & 5 & PWR2 longna & 00000008 & 81540014 & 10, 20(20) \\
\hline 0 & 6 & & & & .machine "push" \\
\hline 0 & 7 & & & & .machine "ppc" \\
\hline 0 & 8 & & & & .csect a2[PR] \\
\hline 0 & 9 & PPC a2 & 00000000 & 7d4c42e6 & mftb 10 \\
\hline 0 & 10 & & & & .machine "pop" \\
\hline 0 & 11 & PWR2 a2 & 00000004 & 329e000a & ai 20,30,10 \\
\hline 0 & 12 & & & & \\
\hline
\end{tabular}

470 Assembler Language Reference

\section*{Related Information}

Host Machine Independence and Target Environment Indicator Flag .
Assembling with the as Command .

\section*{.org Pseudo-op}

\section*{Purpose}

Sets the value of the current location counter.

\section*{Syntax}
.org
Expression

\section*{Description}

The .org pseudo-op sets the value of the current location counter to Expression. This pseudo-op can also decrement a location counter. The assembler is control section (csect) oriented; therefore, absolute expressions or expressions that cause the location counter to go outside of the current csect are not allowed.

\section*{Parameters}

Expression Represents the value of the current location counter.

\section*{Examples}

The following example illustrates the use of the .org pseudo-op:
```


# Assume assembler location counter is 0x114.

.org \$+100
\#Skip 100 decimal byte (0x64 bytes).
.

# Assembler location counter is now 0x178.

```

\section*{Related Information}

\section*{Pseudo-ops Overview}

The space pseudo-op.

\section*{.quad Pseudo-op}

\section*{Purpose}

Stores a quad floating-point constant at the next fullword location. Alignment requirements for floating-point data are consistent between 32 -bit and 64 -bit modes.

\section*{Syntax}
.quad
FloatingConstant

\section*{Examples}

The following example demonstrates the use of the .quad pseudo-op:
```

.quad 3.4
.quad -77
.quad 134E12
.quad 5e300
.quad 0.45

```

The above declarations would reserve 16 bytes of storage each.

\section*{Related Information}

Pseudo-ops Overview
The lfloat pseudo-op , double pseudo-op .

\section*{.ref Pseudo-op}

\section*{Purpose}

Creates a R_REF type entry in the relocation table for one or more symbols.

\section*{Syntax}
.ref Name[,Name...]

\section*{Description}

The .ref pseudo-op supports the creation of multiple RLD entries in the same location. This psuedo-op is used in the output of some compilers to ensure the linkage editor does not discard routines that are used but not referenced explicitly in the text or data sections.

For example, in C++, constructors and destructors are used to construct and destroy class objects.
Constructors and destructors are sometimes called only from the run-time environment without any explicit reference in the text section.

The following rules apply to the placement of a .ref pseudo-op in the source program:
- The .ref pseudo-op cannot be included in a dsect or csect with a storage mapping class of BS or UC.
- The .ref pseudo-op cannot be included in common sections or local common sections.

The following rules apply to the operands of the .ref pseudo-op (the Name parameter):
- The symbol must be defined in the current source module.
- External symbols can be used if they are defined by .extern or .globl.
- Within the current source module, the symbol can be a csect name (meaning a Qualname) or a label defined in the csect.
- The following symbols cannot be used for the .ref operand:
- pseudo-op .dsect names
- labels defined within a dsect
- a csect name with a storage mapping class of BS or UC
- labels defined within a csect with a storage mapping class of BS or UC
- a pseudo-op .set Name operand which represents a non-relocatable expression type

\section*{Parameters}

Name Specifies a symbol for which a R_REF type entry in the relocation table should be created.

\section*{Examples}

The following example demonstrates the use of the .ref pseudo-op:
```

    .csect a1[pr]
    C1: 1 10, 20(20)
.long 0xff
.csect a2[pr]
.set r10,10
extern C4
C2: .long 10
C3: .long 20
.ref C1,C2,C3
.ref C4

```

\section*{Related Information}

Pseudo-ops Overview

The discussion of opposite terms concepts in Combination_Handling_of Expressions. (This discusses another way to generate a R_REF type entry in the relocation table.)

\section*{.rename Pseudo-op}

\section*{Purpose}

Creates a synonym or alias for an illegal or undesirable name.

\section*{Syntax}
.rename
Name, StringConstand

\section*{Description}

The restrictions on the characters that can be used for symbols within an assembler source file are defined in Constructing Symbols. The symbol cannot contain any blanks or special characters, and cannot begin with a digit

For any external symbol that must contain special characters, the .rename pseudo-op provides a way to do so.

The .rename pseudo-op changes the Name parameter to the StringConstant value for all external references at the end of assembly. Internal references to the local assembly are made to Name. The externally visible Name is StringConstant. The .rename pseudo-op is useful in referencing symbol names that are otherwise illegal in the assembler syntax.

\section*{Parameters}

Name
Represents a symbol. To be externally visible, the Name parameter must appear in an .extern or .globl statement.
StringConstant
Represents the value to which the Name parameter is changed at end of assembly.

\section*{Examples}

The following example illustrates the use of the .rename pseudo-op:
.csect mst_sect[RW]
.globl mst_sect[RW]
OK_chars:
.globl OK_chars
. long OK_chars
.rename \(\overline{0} K\) chars," \(\$\) SPECIAL \$ char"
. rename mst_sect[RW],"MST_sec \(\bar{t} \_\)renamed"

\section*{Related Information}
constructing Symbols.
The extern pseudo-op, globl pseudo-op.

\section*{.set Pseudo-op}

\section*{Purpose}

Sets a symbol equal to an expression in both type and value.

\section*{Syntax}
.set
Name, Expression

\section*{Description}

The .set pseudo-op sets the Name symbol equal to the Expression value in type and in value. Using the .set pseudo-op may help to avoid errors with a frequently used expression. Equate the expression to a symbol, then refer to the symbol rather than the expression. To change the value of the expression, only change it within the .set statement. However, reassembling the program is necessary since .set assignments occur only at assembly time.

The Expression parameter is evaluated when the assembler encounters the .set pseudo-op. This evaluation is done using the rules in Combination Handling of Expressions; and the type and value of the evaluation result are stored internally. If evaluating the Expression, results in an invalid type, all instructions which use the symbol Name will have an error.

The stored type and value for symbol Name, not the original expression definition, are used when Name is used in other instructions.

\section*{Parameters}
\begin{tabular}{ll} 
Name & \begin{tabular}{l} 
Represents a symbol that may be used before its definition in a .set statement; forward \\
references are allowed within a module.
\end{tabular} \\
Expression & Defines the type and the value of the symbol Name. The symbols referenced in the expression \\
must be defined; forward references are not allowed. The symbols cannot be undefined external \\
expressions.The symbols do not have to be within the control section where the .set pseudo-op \\
appears.The Expression parameter can also refer to a register number, but not to the contents of \\
the register at run time.
\end{tabular}

\section*{Examples}
1. The following example illustrates the use of the .set pseudo-op:
```

.set ap,14 \# Assembler assigns value 14
\# to the symbol ap -- ap
\# is absolute.
.
1i1 ap,2
\# Assembler substitutes value 14
\# for the symbol.
\# Note that ap is a register
\# number in context
\# as lil's operand.

```
2. The following example will result in an assembly error because of an invalid type:
```

.csect a1[PR]
L1: $1 \quad 20,30(10)$
.csect a2[rw]
. long 0x20
L2: .long 0x30
.set r1, L2 - L1 \# r1 has type of E_REXT
\# $r 1$ has value of $\overline{8}$
.long rl + 10
.long L2 - r1 \# Error will be reported.
\# L2 is E_REL
\# rl is E_REXT
\# E_REL - E_REXT ==> Invalid type

```

\section*{Related Information}

Eseudo-ops Overview
Expressions .

\section*{.short Pseudo-op}

\section*{Purpose}

Assembles expressions into consecutive halfwords.

\section*{Syntax}
.short Expression[,Expression,...]

\section*{Description}

The .short pseudo-op assembles Expressions into consecutive halfwords. Halfword alignment occurs as necessary.

\section*{Parameters}

Expression Represents expressions that the instruction assembles into halfwords. The Expression parameter cannot refer to the contents of any register. If the Expression value is longer than a halfword, it is truncated on the left.

\section*{Examples}

The following example illustrates the use of the .short pseudo-op:

\footnotetext{
.short 1,0x4444,fooble-333,0
}

\section*{Related Information}

\section*{Pseudo-ops Overview.}

The byte pseudo-op, long pseudo-op, vbyte pseudo-op.

\section*{.source Pseudo-op}

\section*{Purpose}

Identifies the source language type.

\section*{Syntax}
.source Stringconstand

\section*{Description}

The .source pseudo-op identifies the source language type and provides symbol table information necessary for the linkage editor. For cascade compilers, the symbol table information is passed from the compiler to the assembler to indicate the high-level source language type. The default source language type is "Assembler."

\section*{Parameters}

StringConstant
Specifies a valid program language name. This parameter is not case-sensitive. If the
specified value is not valid, the language ID will be reset to "Assembler." The following
values are defined:
\begin{tabular}{ll}
\(0 \times 00\) & C \\
\(0 \times 01\) & FORTRAN \\
\(0 \times 02\) & Pascal \\
\(0 \times 03\) & Ada \\
\(0 \times 04\) & PL/1 \\
\(0 \times 05\) & BASIC \\
\(0 \times 06\) & LISP \\
\(0 \times 07\) & COBOL \\
\(0 \times 08\) & Modula2 \\
\(0 \times 09\) & C++ \\
\(0 \times 0 a\) & RPG \\
\(0 \times 0 b\) & PL8, PLIX \\
\(0 \times 0 c\) & Assembler
\end{tabular}

\section*{Examples}

To set the source language type to C++:
```

.source "C++"

```

\section*{Related Information}

Pseudo-ops Overview.
Source _ anguage Type .

\section*{.space Pseudo-op}

\section*{Purpose}

Skips a specified number of bytes in the output file and fills them with binary zeros.

\section*{Syntax}
.space Numbed

\section*{Description}

The .space skips a number of bytes, specified by Number, in the output file and fills them with binary zeros. The .space pseudo-op may be used to reserve a chunk of storage in a control section (csect).

\section*{Parameters}

Number Represents an absolute expression that specifies the number of bytes to skip.

\section*{Examples}

The following example illustrates the use of the .space pseudo-op:
```

.csect data[rw]
.space 444
foo: \# foo currently located at offset 0x1BC within
\# csect data[rw].

```

\section*{Related Information}

Pseudo-ops Overview.

\section*{.stabx Pseudo-op}

\section*{Purpose}

Provides additional information required by the debugger.

\section*{Syntax}
.stabx Stringconstant, Expressiond, Expression7, Expression3

\section*{Description}

The .stabx pseudo-op provides additional information required by the debugger. The assembler places the StringConstant argument, which provides required stabstring information for the debugger, in the .debug section.

The .stabx pseudo-op is customarily inserted by a compiler.

\section*{Parameters}
\begin{tabular}{ll} 
StringConstant & \begin{tabular}{l} 
Provides required Stabstring information to the debugger. \\
Expression1 \\
Represents the symbol value of the character string. This value is storage mapping class \\
dependent. For example, if the storage mapping class is C_LSYM, the value is the offset \\
related to the stack frame. If the storage mapping class is C_FUN, the value is the offset
\end{tabular} \\
Expression2 & \begin{tabular}{l} 
within the containing control section (csect). \\
Represents the storage class of the character string.
\end{tabular} \\
Expression3 & Represents the symbol type of the character string.
\end{tabular}

\section*{Examples}

The following example illustrates the use of the .stabx pseudo-op:
.stabx "INTEGER: t2=-1",0,140,4

\section*{Related Information}

Pseudo-ops Overview
Debug_Section in the XCOFF Object (a.out) File Format.
The function pseudo-op.

\section*{.string Pseudo-op}

\section*{Purpose}

Assembles character values into consecutive bytes and terminates the string with a null character.

\section*{Syntax}
.string StringConstan

\section*{Description}

The .string pseudo-op assembles the character values represented by StringConstant into consecutive bytes and terminates the string with a null character.

\section*{Parameters}

StringConstant Represents a string of character values assembled into consecutive bytes.

\section*{Examples}

The following example illustrates the use of the .string pseudo-op:
mine: .string "Hello, world!"
\# This produces
\# 0x48656C6C6F2C20776F726C642100.

\section*{Related Information}

Pseudo-ops Overview
The byte pseudo-op, vbyte pseudo-op.

\section*{.tbtag Pseudo-op}

\section*{Purpose}

Defines a debug traceback tag, preceded by a word of zeros, that can perform tracebacks for debugging programs.

\section*{Syntax}
.tbtag Expressiond, Expressiond, Expression3, Expression4, Expression5, Expressiond, Expression才, Expressiond, Expressiond, Expression1d, Expression11, Expression1d, Expression13, Expression14, Expression15, Expression16]

\section*{Description}

The .tbtag pseudo-op defines a traceback tag by assembling Expressions into consecutive bytes, words, and halfwords, depending on field requirements. An instruction can contain either 8 expressions (Expression1 through Expression8) or 16 expressions (Expression1 through Expression16). Anything else is a syntax error. A compiler customarily inserts the traceback information into a program at the end of the machine instructions, adding a string of zeros to signal the start of the information.

\section*{Parameters}
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Expression1 \\
Byte
\end{tabular} & version & /*Traceback format version */ \\
\hline Expression2 & lang & /*Language values */ \\
\hline \multirow[t]{14}{*}{Byte} & & \\
\hline & TB_C & 0 \\
\hline & TB_FORTRAN & 1 \\
\hline & TB_PASCAL & 2 \\
\hline & TB_ADA & 3 \\
\hline & TB_PL1 & 4 \\
\hline & TB_BASIC & 5 \\
\hline & TB_LISP & 6 \\
\hline & TB_COBOL & 7 \\
\hline & TB_MODULA2 & 8 \\
\hline & TB_CPLUSPLUS & 9 \\
\hline & TB_RPG & 10 \\
\hline & TB_PL8 & 11 \\
\hline & TB_ASM & 12 \\
\hline Expression3 & & /*Traceback control bits */ \\
\hline \multicolumn{3}{|l|}{Byte} \\
\hline & globallink & Bit 7. Set if routine is global linkage. \\
\hline & is_eprol & Bit 6. Set if out-of-town epilog/prologue. \\
\hline & has_tboff & Bit 5. Set if offset from start of proc stored. \\
\hline & int_proc & Bit 4. Set if routine is internal. \\
\hline & has_ctl & Bit 3. Set if routine involves controlled storage. \\
\hline & tocless & Bit 2. Set if routine contains no TOC. \\
\hline & fp_present & Bit 1. Set if routine performs FP operations. \\
\hline & log_abort & Bit 0 . Set if routine involves controlled storage. \\
\hline Expression4 & & /*Traceback control bits (continued) */ \\
\hline \multicolumn{3}{|l|}{Byte} \\
\hline & int_hndl & Bit 7. Set if routine is interrupt handler. \\
\hline & name_present & Bit 6. Set if name is present in proc table. \\
\hline & \begin{tabular}{l}
uses_alloca \\
cl dis inv
\end{tabular} & Bit 5. Set if alloca used to allocate storage. Bits 4, 3, 2. On-condition directives \\
\hline
\end{tabular}


\section*{Examples}

The following example illustrates the use of the .tbtag pseudo-op:
.tbtag 1,0,0xff,0,0,16,0,0

\section*{Related Information}

\section*{Traceback Tags .}

The byte pseudo-op.

\section*{.tc Pseudo-op}

\section*{Purpose}

Assembles expressions into a Table of Contents (TOC) entry.

\section*{Syntax}
.tc
[Name][TC], Expression[,Expression,...]

Note: The boldface brackets containing TC are part of the syntax and do not specify optional parameters.

\section*{Description}

The .tc pseudo-op assembles Expressions into a TOC entry, which contains the address of a routine, the address of a function descriptor, or the address of an external variable. A .tc statement can only appear inside the scope of a .toc pseudo-op. A TOC entry can be relocated as a body. TOC entry statements can have local labels, which will be relative to the beginning of the entire TOC as declared by the first .toc statement. Addresses contained in the TOC entry can be accessed using these local labels and the TOC Register GPR 2.

TOC entries that contain only one address are subject to being combined by the binder. This can occur if the TOC entries have the same name and reference the same control section (csect) (symbol). Be careful when coding TOC entries that reference nonzero offsets within a csect. To prevent unintended combining of TOC entries, unique names should be assigned to TOC entries that reference different offsets within a csect.

\section*{Parameters}
\begin{tabular}{ll} 
Name & Specifies name of the TOC entry created. The StorageMappingClass is TC for TOC entires. \\
Expression & Name[TC] can be used to refer to the TOC entry where appropriate. \\
Specifies symbol or expression which goes into TOC entry.
\end{tabular}

\section*{Examples}

The following example illustrates the use of the .tc pseudo-op:
```

.toc

# Create three TOC entries, the first

# with the name proga, the second

# with the name progb, and the last

# unnamed.

T.proga: .tc proga[TC],progr[RW],dataA
T.progb: .tc progb[TC],proga[PR],progb[PR]
T.progax: .tc proga[TC],dataB
.tc [TC],dataB
.csect proga[PR]

# A .csect should precede any statements following a

# .toc/.tc section which do not belong in the TOC.

    1 5,T.proga(2) # The address of progr[RW]
    # is loaded into GPR 5.
    1 5,T.progax(2) # The address of progr[RW]
        # is loaded into GPR 5.
    1 5,T.progb+4(2) # The address of progb[PR]
    # is loaded into GPR 5.
    ```

\section*{Related Information}

Eseudo-ops_Overview
The csect pseudo-op, toc pseudo-op, Ltocof pseudo-op.

\section*{.toc Pseudo-op}

\section*{Purpose}

Defines the table of contents of a module.

\section*{Syntax}
.toc

\section*{Description}

The .toc pseudo-op defines the table of contents (TOC) anchor of a module. Entries in the TOC section can be declared with .tc pseudo-op within the scope of the .toc pseudo-op. The .toc pseudo-op has scope similar to that of a .csect pseudo-op. The TOC can be continued throughout the assembly wherever a .toc appears.

\section*{Examples}

The following example illustrates the use of the .toc pseudo-op:
```

.toc

# Create two TOC entries. The first entry, named proga,

# is of type TC and contains the address of proga[RW] and dataA.

# The second entry, named progb, is of type TC and contains

# the address of progb[PR] and progc[PR].

T.proga: .tc proga[TC],proga[RW],dataA
T.progb: .tc progb[TC],progb[PR],progc[PR]
.csect proga[RW]

# A .csect should precede any statements following a .toc/.tc

# section which do not belong in the TOC.

.long TOC[tc0]

# The address of the TOC for this module is placed in a fullword.

```

\section*{Related Information}

The ted pseudo-op, tocof pseudo-op.

\section*{.tocof Pseudo-op}

\section*{Purpose}

Allows for the definition of a local symbol as the table of contents of an external symbol so that the local symbol can be used in expressions.

\section*{Syntax}
```

.tocof
Named, Named

```

\section*{Description}

The .tocof pseudo-op makes the Name2 value globally visible to the linker and marks the Name1 symbol as the table of contents (TOC) of another module that contains the symbol Name2. As a result, a local symbol can be defined as the TOC of an external symbol so that the local symbol can be used in expressions or to refer to the TOC of another module, usually in a .tc statement. This pseudo-op
generates a Relocation Dictionary entry (RLD) that causes this data to be initialized to the address of the TOC external symbols. The .tocof pseudo-op can be used for intermodule calls that require the caller to first load up the address of the called module's TOC before transferring control.

\section*{Parameters}

Name1 Specifies a local symbol that acts as the TOC of a module that contains the Name2 value. The Name1 symbol should appear in .tc statements.
Name2 Specifies an external symbol that exists within a module that contains a TOC.

\section*{Examples}

The following example illustrates the use of the .tocof pseudo-op:
```

tocbeg: .toc
apb: .tc [tc],pb,tpb

# This is an unnamed TOC entry

# that contains two addresses:

# the address of pb and

# the address of the TOC

# containing pb.

.tocof tpb,pb
.set always,0x14
.csect [PR]
.using tocbeg,rtoc
1 14,apb

# Load R14 with the address

# of pb.

1 rtoc,apb+4

# Load the TOC register with the

# address pb's TOC.

mtspr 1r,14

# Move to Link Register.

bcr always,0

# Branch Conditional Register branch

# address is contained in the Link

# register.

```

\section*{Related Information}

Understanding_and Programming the TOC .
The Ltd pseudo-op, tod pseudo-op.

\section*{.using Pseudo-op}

\section*{Purpose}

Allows the user to specify a base address and assign a base register number.

\section*{Syntax}
.using Expression Registed

\section*{Description}

The .using pseudo-op specifies an expression as a base address, and assigns a base register, assuming that the Register parameter contains the program address of Expression at run time. Symbol names do not have to be previously defined.

Note: The .using pseudo-op does not load the base register; the programmer should ensure that the base address is loaded into the base register before using the implicit address reference.

The .using pseudo-op only affects instructions with an implicit-based address. It can be issued on the control section (csect) name and all labels in the csects. It can also be used on the dsect name and all the labels in the dsects. Other types of external symbols are not allowed (.extern).

\section*{Using Range}

The range of a .using pseudo-op (using range) is -32768 or 32767 bytes, beginning at the base address specified in the .using pseudo-op. The assembler converts each implicit address reference (or expression), which lies within the using range, to an explicit-based address form. Errors are reported for references outside the using range.

Two using ranges overlap when the base address of one .using pseudo-op lies within the ranges of another .using pseudo-op. When using range overlap happens, the assembler converts the implicit address reference by choosing the smallest signed offset from the base address as the displacement. The corresponding base register is used in the explicit address form. This applies only to implicit addresses that appear after the second .using pseudo-op.

In the next example, the using range of base2 and data[PR] overlap. The second I instruction is after the second .using pseudo-op. Because the offset from data[PR] to d12 is greater than the offset from base2 to d12, base2 is still chosen.
\begin{tabular}{|c|c|c|}
\hline & \[
\begin{aligned}
& . \text { csect data[PR] } \\
& .1 \text { long } 0 \times 1
\end{aligned}
\] & \\
\hline \multirow[t]{5}{*}{d1: base2:} & . 1 ong 0x2 & \\
\hline & . 10 ng 0x3 & \\
\hline & . 1 ong 0x4 & \\
\hline & .1ong 0x4 & \\
\hline & .long 0x5 & \\
\hline \multirow[t]{9}{*}{d12:} & . 10 ng 0x6 & \\
\hline & 1 12, data_block.T(2) & \# Load addr. of data[PR] into r12 \\
\hline & cal 14, base2(12) & \# Load addr. of base2 into r14 \\
\hline & .using base2, 14 & \\
\hline & 1 4, d12 & \# Convert to 14 , 0xc(14) \\
\hline & .using data[PR], 12 & \\
\hline & 14 , d12 & \# Converts to 14 , 0xc(14) \\
\hline & & \# because base2 is still chosen \\
\hline & .toc & \\
\hline \multicolumn{3}{|l|}{data_block.T: tc data_block} \\
\hline
\end{tabular}

There is an internal using table that is used by the assembler to track the .using pseudo-op. Each entry of the using table points to the csect that contains the expression or label specified by the Expression parameter of the .using pseudo-op. The using table is only updated by the .using pseudo-ops. The location of the .using pseudo-ops in the source program influences the result of the conversion of an implicit-based address. The next two examples illustrate this conversion.

\section*{Example 1:}
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{3}{*}{} & . using & 1abel1,4 \\
\hline & . using & 1abe12,5 \\
\hline & . csect & data[RW] \\
\hline \multirow[t]{3}{*}{1abe11:} & . \(10 n \mathrm{l}\) & 1 abel1 \\
\hline & . \(10 n \mathrm{~g}\) & 1 abel2 \\
\hline & . \(10 n \mathrm{l}\) & 8 \\
\hline \multirow[t]{2}{*}{1abel1_a:} & . \(10 n \mathrm{l}\) & 16 \\
\hline & . \(10 n g\) & 20 \\
\hline \multirow[t]{3}{*}{1abe12:} & . \(10 n \mathrm{l}\) & 1 abel2 \\
\hline & . \(10 n \mathrm{~g}\) & 28 \\
\hline & . \(10 n \mathrm{~g}\) & 32 \\
\hline \multirow[t]{3}{*}{1abe12_a:} & . \(10 n \mathrm{l}\) & 36 \\
\hline & . 10 ng & 40 \\
\hline & . csect & sub1 [pr] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline 1 & 6, 1abel1_a & \# base address label2 is \\
\hline & & \[
\begin{aligned}
& \text { \# chosen, so convert to: } \\
& \text { \# } 16,-8(5)
\end{aligned}
\] \\
\hline 1 & 6,1abel2_a & \# base address label2 is \\
\hline & & \begin{tabular}{l}
\# chosen, so convert to: \\
\# 16 , \(0 x c(5)\)
\end{tabular} \\
\hline
\end{tabular}

\section*{Example 2:}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{4}{*}{1abel1:} & .csect & data[RW] & \\
\hline & . 1 ong & label1 & \\
\hline & . 1 ong & 1 abel2 & \\
\hline & . 1 ong & 12 & \\
\hline \multirow[t]{2}{*}{1abel1_a:} & . 1 ong & 16 & \\
\hline & . 1 ong & 20 & \\
\hline \multirow[t]{9}{*}{1abel2:} & . 1 ong & 1 abel2 & \\
\hline & . \(10 n \mathrm{n}\) & 28 & \\
\hline & .csect & sub2[pr] & \\
\hline & .using & 1abel1,4 & \\
\hline & 1 & 6, labell_a & \# base address labell is \\
\hline & & & \begin{tabular}{l}
\# chosen, so convert to: \\
\# 1 6, 0xc(4)
\end{tabular} \\
\hline & .using & 1abel2,5 & \\
\hline & 1 & 6,1abel1_a & \# base address label2 is \\
\hline & & & \begin{tabular}{l}
\# chosen, so convert to: \\
\# 1 6, -8(5)
\end{tabular} \\
\hline
\end{tabular}

Two using ranges coincide when the same base address is specified in two different .using pseudo-ops, while the base register used is different. The assembler uses the lower numbered register as the base register when converting to explicit-based address form, because the using table is searched from the lowest numbered register to the highest numbered register. The next example shows this case:
\begin{tabular}{|c|c|c|}
\hline \multirow{5}{*}{d1: base2;} & .csect data[PR] & \\
\hline & .long 0x1 & \\
\hline & . 10 ng 0x2 & \\
\hline & .long 0x3 & \\
\hline & .long 0x4 & \\
\hline \multirow{8}{*}{d12:} & .long 0x5 & \\
\hline & . 10 ng 0x6 & \\
\hline & 1 12, data_block.T(2) & \# Load addr. of data[PR] into r12 \\
\hline & 1 14, data_block.T(2) & \# Load addr. of data[PR] into r14 \\
\hline & .using datā[PR], 12 & \\
\hline & 14 , d12 & \# Convert to: \(14.40 \times 14(12)\) \\
\hline & .using data[PR], 14 & \\
\hline & \(14, \mathrm{~d} 12\) & \# Convert to: 1 4, 0x14(12) \\
\hline & .toc & \\
\hline \multicolumn{3}{|l|}{data_block.T: .tc data_block[tc], data[PR]} \\
\hline
\end{tabular}

\section*{Using Domain}

The domain of a .using pseudo-op (the using domain) begins where the .using pseudo-op appears in a csect and continue to the end of the source module except when:
- A subsequent .drop pseudo-op specifies the same base register assigned by the preceding .using pseudo-op.
- A subsequent .using pseudo-op specifies the same base register assigned by the preceding .using pseudo-op.

These two exceptions provide a way to use a new base address. The next two examples illustrate these exceptions:

\section*{Example 1:}
\begin{tabular}{lll} 
&. .csect & data[PR] \\
& .long & \(0 \times 1\) \\
d1: & .long & \(0 \times 2\) \\
base2; & .long & \(0 \times 3\)
\end{tabular}
```

    .long 0x4
    .long 0x5
    d12: .long 0x6
1 12, data_block.T(2) \# Load addr. of data[PR] into r12
ca1 14, base2(12) \# Load addr. of base2 into r14
.using base2, 14
1 4, dl2 \# Convert to: 1 4, 0xc(14)
\# base address base2 is used
1 14, data_block.T(2) \# Load addr. of data[PR] into r14
.using datā[PR], 14
1 4, dl2
\# Convert to: 1 4, 0x14(14)
.toc
data_block.T: .tc data_block[tc], data[PR]

```

\section*{Example 2:}
```

    .csect data[PR]
    .long 0x1
    d1: .long 0x2
base2; .long 0x3
.long 0x4
.long 0x5
d12: .long 0x6
1 12, data_block.T(2) \# Load addr. of data[PR] into r12
ca1 14, base2(12) \# Load addr. of base2 into r14
.using base2, 14
1 4, dl2 \# Convert to: 1 4, 0xc(14)
.drop 14
.using data[PR], 12
1 4, dl2 \# Convert to: 1 4, 0x14(12)
.toc
data_block.T: .tc data_block[tc], data[PR]

```

Note: The assembler does not convert the implicit address references that are outside the Using Domain. So, if these implicit address references appear before any .using pseudo-op that defines a base address of the current csect, or after the .drop pseudo-ops drop all the base addresses of the current csect, an error is reported.

The next example shows the error conditions:

```


# Using table has no entry of

# csect datal[PR]

l 5, dl2

# No error, because dl2 is in

# data [PR]

```

\section*{Parameters}
\begin{tabular}{ll} 
Register & \begin{tabular}{l} 
Represents the register number for expressions. It must be absolute and must evaluate to an \\
integer from 0 to 31 inclusive.
\end{tabular} \\
Expression & \begin{tabular}{l} 
Specifies a label or an expression involving a label that represents the displacement or relative \\
offset into the program. The Expression parameter can be an external symbol if the symbol is a \\
csect or Table of Contents (TOC) entry defined within the assembly.
\end{tabular}
\end{tabular}

\section*{Examples}

The following example demonstrates the use of the .using pseudo-op:
.csect data[rw]
.long 0x0, 0x0
d1: .long 0x25
\# A read/write csect contains the label d1.
.csect text[pr]
.using data[rw], 12
1 4,d1
\# This will actually load the contents of
\# the effective address, calculated by
\# adding the address d1 to the address in
\# GPR 12, into GPR 4

\section*{Related Information}

Implicit-Based Addressing
The csect pseudo-op, drop pseudo-op.

\section*{.vbyte Pseudo-op}

\section*{Purpose}

Assembles the value represented by an expression into consecutive bytes.

\section*{Syntax}
.vbyte Numbet, Expression

\section*{Description}

The .vbyte pseudo-op assembles the value represented by the Expression parameter into a specified number of consecutive bytes.

\section*{Parameters}

Number
Expression

Specifies a number of consecutive bytes. The Number value must range between 1 and 4 . Specifies a value that is assembled into consecutive bytes. The Expression parameter cannot contain externally defined symbols. If the Expression value is longer than the specified number of bytes, it will be truncated on the left.

\section*{Examples}

The following example illustrates the use of the .vbyte pseudo-op:
. csect data[RW]
mine: .vbyte 3,0x37CCFF
\# This pseudo-op also accepts character constants.
.vbyte 1,'c
\# Load GPR 4 with address of .csect data[RW].
.csect text[PR]
1 3,mine(4)
\# GPR 3 now holds \(0 x 37 C C F F\).

\section*{Related Information}

Pseudo-ops Overview
The byte pseudo-op.

\section*{.xline Pseudo-op}

\section*{Purpose}

Represents a line number.

\section*{Syntax}
.xline Number才, Stringconstant, Number2]

\section*{Description}

The .xline pseudo-op provides additional file and line number information to the assembler. The Number2 parameter can be used to generate .bi and .ei type entries for use by symbolic debuggers. This pseudo-op is customarily inserted by the M4 macro processor.

\section*{Parameters}
\begin{tabular}{ll} 
Number1 & Represents the line number of the original source file. \\
StringConstant & Represents the file name of the original source file. \\
Number2 & Represents the C_BINCL and C_EINCL classes, which indicate the beginning and ending \\
of an included file, respectively.
\end{tabular}

\section*{Examples}

The following example illustrates the use of the .xline pseudo-op:
.xline 1,"hello.c",108
.xline 2,"hello.c"

\section*{Related Information}

\author{
Eseudo-ops Overview
}

\section*{Appendix A. Messages}

The messages in this appendix are error messages or warning messages. Each message contains three sections:
- Message number and message text
- Cause of the message
- Action to be taken

For some messages that are used for file headings, the Action section is omitted.

1252-001

1252-003
<name> is defined already.
Cause The user has previously used name in a definition-type statement and is trying to define it again, which is not allowed. There are three instances where this message is displayed:
- A label name has been defined previously in the source code.
- A set pseudo-op name has been defined previously in the source code.
- A Icomm or comm pseudo-op name has been previously defined in the source code.

Action Correct the name-redefined error.
1252-002 There is nesting overflow. Do not specify more than 100 function, \(\mathbf{b b}\), or ble pseudo-ops without specifying the matching [ef, ehb or peil pseudo-ops.
Cause This syntax error message will only be displayed if debugger pseudo-ops are used. The .function, .bb, and .bi pseudo-ops generate pointers that are saved on a stack with a limiting size of 100 pointers. If more than 100 .function and .bb pseudo-ops have been encountered without encountering the matching .ef and .eb pseudo-ops, this syntax error message is displayed.

Action Rewrite the code to avoid this nesting.
Note: Debugger pseudo-ops are normally generated by compilers, rather than being inserted in the source code by the programmer.
The set operand is not defined or is a forward reference.
Cause The .set pseudo-op has the following syntax:
. set name, expr
The expr parameter can be an integer, a predefined name (specified by a label, or by a lcomm or comm pseudo-op) or an algebraic combination of an integer and a name. This syntax error message appears when the expr parameter is not defined.

Action Verify that all elements of the expr parameter are defined before the .set statement.

Ensure that the name1 symbol is defined only in the .tocof pseudo-op.

\section*{Action:}

Action Correct the alignment parameter, then assemble and link the program again.
The tocol name1 is not valid. Check that the name1 has not been defined previously.
Cause The Name1 parameter of the .tocof pseudo-op has been defined elsewhere in the current module.
The ERRTOK in the ICSECT ERRTOK is not known. Depending upon where you acquired this product, contact either your service representative or your approved supplier.
Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem. The alignment must be an absolute expression.

Cause This syntax error message is caused by an incorrect operand (the optional alignment parameter) to the csect pseudo-op. This alignment parameter must be either an absolute expression (an integer) or resolve algebraically into an absolute expression.
expression. If not defined, the name is assumed to be external.
The storage class is not valid. Specify a supported storage class for the csect name.
Cause This syntax error message is displayed when the storage mapping class value used to specify the Qualname in the csecil pseudo-op is not one of the predefined values.

Action See the .csect pseudo-op for the list of predefined storage mapping classes. Correct the program error and assemble and link the program again.
The following are the nonrelocatable items and nonrelocatable expressions:
- dsect names
- labels contained within a .dsect
- labels contained within a csect with a storage class of BS or UC
- set names
- absolute expression (constant or integer)
- tocrelative (td label or name)
- tocofrelative (Ltocof label or name)
- unknown (undefined in Pass 2 of the assembler)

Action Ensure that the Name parameter of the .globl pseudo-op is a relocatable

A Begin or End block or function pseudo-op is missing. Make sure that there is a matching \(\mathbf{e b}\) statement for each \(\mathbf{b b}\) statement and that there is a matching ed statement for each \(\mathbf{b f}\) statement.

Cause If there is not a matching .eb pseudo-op for each .bb pseudo-op or if there is not a matching .ef pseudo-op for each .bf pseudo-op, this error message is displayed.
Action Verify that there is a matching .eb pseudo-op for every .bb pseudo-op, and verify that there is a matching .ef pseudo-op for every .bf pseudo-op.
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{1252-010} & The tocol Name2 is not valid. Make sure that name2 is an external symbol. \\
\hline & Cause The Name2 parameter for the .tocof pseudo-op has not been properly defined. \\
\hline & Action Ensure that the Name2 parameter is externally defined (it must appear in an extern or globl pseudo-op) and ensure that it is not defined locally in this source module. \\
\hline & \begin{tabular}{l}
Note: If the Name2 parameter is defined locally and is externalized using a .extern pseudo-op, this message is also displayed. \\
A \(\square\) parameter is undefined.
\end{tabular} \\
\hline \multirow{2}{*}{1252-011} & Cause The Number parameter to the .space pseudo-op must be a positive absolute expression. This message indicates that the Number parameter contains an undefined element (such as a label or name for a lcomm, comm, or csect pseudo-op that will be defined later). \\
\hline & \begin{tabular}{l}
Action Verify that the Number parameter is an absolute expression, integer expression, or an algebraic expression that resolves into an absolute expression. \\
The space size must be an absolute expression.
\end{tabular} \\
\hline \multirow{2}{*}{1252-012} & Cause The Number parameter to the .space pseudo-op must be a positive absolute expression. This message indicates that the Number parameter contains a nonabsolute element (such as a label or name for a lcomm, comm, or csect pseudo-op). \\
\hline & \begin{tabular}{l}
Action Verify that the Number parameter specifies an absolute expression, or an integer or algebraic expression that resolves into an absolute expression. \\
The space size must be a positive absolute expression.
\end{tabular} \\
\hline \multirow{2}{*}{1252-013} & Cause The Number parameter to the .space pseudo-op must be a positive absolute expression. This message indicates that the Number parameter resolves to a negative absolute expression. \\
\hline & Action Verify that the Number parameter is a positive absolute expression. \\
\hline \multirow[t]{3}{*}{1252-014} & The rename Name symbol must be defined in the source code. \\
\hline & Cause The Name parameter to the .rename pseudo-op must be defined somewhere in the source code. This message indicates that the Name parameter has not been defined. \\
\hline & Action Verify that the Name parameter is defined somewhere in the source code. \\
\hline \multirow[t]{3}{*}{1252-015} & A pseudo-op parameter is not defined. \\
\hline & Cause This is a syntax error message displayed for the line xline, bfi, eff bbl and eb pseudo-ops. These expressions have an expression operand that must resolve. \\
\hline & Action Change the source code so that the expression resolves or is defined. \\
\hline \multirow[t]{3}{*}{1252-016} & The specified opcode or pseudo-op is not valid. Use supported instructions or pseudo-ops only. \\
\hline & Cause The first element (after any label) on the source line is not recognized as an instruction or pseudo-op. \\
\hline & Action Use only supported instructions or pseudo-ops. \\
\hline \multirow[t]{3}{*}{1252-017} & The ERRTOK in the args parameter is not valid. Depending upon where you acquired this product, contact either your service representative or your approved supplier. \\
\hline & Cause This is an internal error message. \\
\hline & Action Contact your service representative or your approved supplier to report the problem. Use a tcd inside a tod scope only. Precede the .tc statements with a .toc statement. \\
\hline \multirow{2}{*}{1252-018} & Cause A .tc pseudo-op is only valid after a .toc pseudo-op and prior to a csect pseudo-op. Otherwise, this message is displayed. \\
\hline & Action Ensure that a .toc pseudo-op precedes the .tc pseudo-ops. Any other pseudo-ops should be preceded by a .csect pseudo-op. The .tc pseudo-ops do not have to be followed by a .csect pseudo-op, if they are the last pseudo-ops in a source file. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{1252-019} & Do not specify externally defined symbols as byte or vbyte expression parameters \\
\hline & Cause If the Expression parameter of the .byte or .vbyte pseudo-op contains externally defined symbols (the symbols appear in a extern or glob pseudo-op), this message is displayed. \\
\hline & Action Verify that the Expression parameter of the .byte or .vbyte pseudo-op does not contain externally defined symbols. \\
\hline \multirow[t]{3}{*}{1252-020} & Do not specify externally defined symbols as shor Expression parameters. \\
\hline & Cause If the Expression parameter of the .short pseudo-op contains externally defined symbols (the symbols appear in an extern or globl pseudo-op), this message is displayed. \\
\hline & Action Verify that the Expression parameter of the .short pseudo-op does not contain externally defined symbols. \\
\hline \multirow[t]{3}{*}{1252-021} & The expression must be absolute. \\
\hline & Cause The Expression parameter of the vbyte pseudo-op is not an absolute expression. \\
\hline & Action Ensure that the expression is an absolute expression. \\
\hline \multirow[t]{3}{*}{1252-022} & The first parameter must resolve into an absolute expression from 1 through 4. \\
\hline & Cause The first parameter of the vbyte pseudo-op must be an absolute expression ranging from 1 to 4. \\
\hline & Action Verify that the first parameter of the .vbyte pseudo-op resolves to an absolute expression from 1 to 4. \\
\hline \multirow[t]{3}{*}{1252-023} & The symbol <name> is not defined. \\
\hline & Cause An undefined symbol is used in the source program. \\
\hline & Action A symbol can be defined as a label, or as the Name parameter of a csect, comm, lcomm, dsect, setl, extern, or globl pseudo-op. The \(\mathbf{U}\) flag of the as command suppresses this message. \\
\hline \multirow[t]{3}{*}{1252-024} & The .stab string must contain a : character. \\
\hline & Cause The first parameter of the stabx pseudo-op is a string constant. It must contain a : (colon). Otherwise, this message is displayed. \\
\hline & Action Verify that the first parameter of the .stabx pseudo-op contains a : (colon). \\
\hline \multirow[t]{3}{*}{1252-025} & The register, base register, or mask parameter is not valid. The register number is limited to the number of registers on your machine. \\
\hline & Cause The register number used as the operand of an instruction or pseudo-op is not an absolute value, or the value is out of range of the architecture. \\
\hline & Action An absolute expression should be used to specify this value. For PowerPC and POWER family, valid values are in the range of 0-31. \\
\hline \multirow[t]{3}{*}{1252-026} & Cannot create a temporary file. Check the /tmp directory permissions. \\
\hline & Cause This message indicates a permission problem in the /tmp filesystem. \\
\hline & Action Check the permissions on the /tmp directory. \\
\hline \multirow[t]{3}{*}{1252-027} & Warning: Aligning with zeroes: The short pseudo-op is not on the halfword boundary. \\
\hline & Cause This warning indicates that a .short pseudo-op is not on the halfword boundary. The assembler places zeros into the current location until the statement is aligned to a halfword boundary. \\
\hline & Action If the user wants to control the alignment, using a align pseudo-op with the Number parameter set to 1 prior to the .short pseudo-op will perform the same function. A byte pseudo-op with an Expression parameter set to 0 prior to the .short pseudo-op will perform the same function that the assembler does internally. \\
\hline
\end{tabular}

Cannot reopen the intermediate result file in the /tmp directory. Make sure that the size of the /tmp file system is sufficient to store the file, and check that the file system is not damaged.

Cause This message indicates that a system problem occurred while closing the intermediate file and then opening the file again.

Action The intermediate file normally resides in the /tmp filesystem. Check the /tmp filesystem space to see if it is large enough to contain the intermediate file.
There is not enough memory available now. Cannot allocate the text and data sections. Try again later or use local problem reporting procedures.

Cause This is a memory-management problem. It is reported when the malloc function is called while allocating the text and data section. There is either not enough main memory, or memory pointers are being corrupted.

Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator.
Cannot create the file <filename>. Check path name and permissions.
Cause This message indicates that the assembler is unable to create the output file (object file). An object file is created in the specified location if the to flag of the as command is used. If the -o flag is not used, an object file with the default name of a.out is created in the current directory. If there are permission problems for the directory or the path name is invalid, this message is displayed.

Action Check the path name and permissions.
1252-031 There is not enough memory available now. Cannot allocate the ESD section. Try again later or use local problem reporting procedures.
Cause This is a memory-management problem. It is reported when the mallod function is called while allocating the ESD section. There is either not enough main memory, or memory pointers are being corrupted.
Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator.
There is not enough memory available now. Cannot allocate the RLD section. Try again later or use local problem reporting procedures.

Cause This is a memory-management problem. It is reported when the mallod function is called while allocating the RLD section. There is either not enough main memory, or memory pointers are being corrupted.
Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator.
There is not enough memory available now. Cannot allocate the string section. Try again later or use local problem reporting procedures.

Cause This is a memory-management problem. It is reported when the mallod function is called while allocating the string section. There is either not enough main memory, or memory pointers are being corrupted.
Action Try again later. If the problem continues occur, check applications load for the memory or talk to the system administrator.
There is not enough memory available now. Cannot allocate the line number section. Try again later or use local problem reporting procedures.

Cause This is a memory-management problem. It is reported when the malloc function is called while allocating the line number section. There is either not enough main memory, or memory pointers are being corrupted.
Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator.
Obsolete messages.
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{1252-038} & Cannot open file <filename>. Check path name and permissions. \\
\hline & Cause The specified source file is not found or has no read permission; the listfile or the xcrossfile has no write permission; or the specified path does not exist. \\
\hline & Action Check the path name and read/write permissions. \\
\hline 1252-039 & Not used currently. \\
\hline \multirow[t]{3}{*}{1252-040} & The specified expression is not valid. Make sure that all symbols are defined. Check the rules on symbols used in an arithmetic expression concerning relocation. \\
\hline & Cause The indicated expression does not resolve into an absolute expression, relocatable expression, external expression, toc relative expression, tocof symbol, or restricted external expression. \\
\hline & Action Verify that all symbols are defined. Also, there are some rules concerning relocation on which symbols can be used in an arithmetic expression. See Expressions for more information. \\
\hline \multirow[t]{3}{*}{1252-041} & Cannot divide the value by 0 during any arithmetic divisions. \\
\hline & Cause During an arithmetic division, the divisor is zero. \\
\hline & Action Ensure that the value is not divided by zero. \\
\hline \multirow[t]{3}{*}{1252-042} & The internal arithmetic operator is not known. Depending upon where you acquired this product, contact either your service representative or your approved supplier. \\
\hline & Cause This is an internal error message. \\
\hline & Action Contact your service representative or your approved supplier to report the problem. \\
\hline \multirow[t]{3}{*}{1252-043} & The relocatable assembler expression is not valid. Check that the expressions can be combined. \\
\hline & Cause This message is displayed when some invalid arithmetic combinations of the expressions are used. \\
\hline & Action Ensure that the correct arithmetic combination is used. See Expressions for the specific rules of the valid arithmetic combinations for expressions. \\
\hline \multirow[t]{3}{*}{1252-044} & The specified source character <char> does not have meaning in the command context used. \\
\hline & Cause A source character has no meaning in the context in which it is used. For example,. long 3@1, the @ is not an arithmetic operator or an integer digit, and has no meaning in this context. \\
\hline & Action Ensure that all characters are valid and have meaning in the context in which they are used. \\
\hline \multirow[t]{3}{*}{1252-045} & Cannot open the list file <filename>. Check the quality of the file system. \\
\hline & Cause This occurs during pass two of the assembler, and indicates a possible filesystem problem or a closing problem with the original listing file. \\
\hline & Action Check the file system according to the file path name. \\
\hline 1252-046 & Not used currently. \\
\hline \multirow[t]{3}{*}{1252-047} & There is a nesting underflow. Check for missing function, bla or bb pseudo-ops. \\
\hline & Cause This syntax error message is displayed only if debugger pseudo-ops are used. The .function, .bb, and .bi pseudo-ops generate pointers that are saved on a stack with a limiting size of 100 pointers. The eef, eb, and peil pseudo-ops then remove these pointers from the stack. If the number of .ef, .eb, and .ei pseudo-ops encountered is greater than the number of pointers on the stack, this message is displayed. \\
\hline & Action Rewrite the code to avoid this problem. \\
\hline \multirow[t]{3}{*}{1252-048} & Found a symbol type that is not valid when building external symbols. Depending upon where you acquired this product, contact either your service representative or your approved supplier. \\
\hline & Cause This is an internal error message. \\
\hline & Action Contact your service representative or your approved supplier to report the problem. \\
\hline
\end{tabular}

There is not enough memory to contain all the hash strings. Depending upon where you acquired this product, contact either your service representative or your approved supplier.

Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem. There is not enough memory available now. Cannot allocate the debug section. Try again later or use local problem reporting procedures.

Cause This is a memory-management problem. It is reported when the mallod function is called while allocating the debug section. There is either not enough main memory, or memory pointers are being corrupted.

Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator.
There is an sclass type of Number=<number> that is not valid. Depending upon where you acquired this product, contact either your service representative or your approved supplier.
Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem. The specified Lalign parameter must be an absolute value from 0 to 12.

Cause The Number parameter of the .align pseudo-op is not an absolute value, or the value is not in the range 0-12.
Action Verify that the Number parameter resolves into an absolute expression ranging from 0 to 12.
Change the value of the org parameter until it is contained in the current csect.
Cause The value of the parameter for the .org pseudo-op causes the location counter to go outside of the current csect.

Action Ensure that the value of the first parameter meets the following criteria:
Must be a positive value (includes 0 ).
Must result in an address that is contained in the current csect.
Must be an external (E_EXT) or relocatable (E_REL) expression.
The register parameter in using must be absolute and must represent a register on the current machine.

Cause The second parameter of the .using pseudo-op does not represent an absolute value, or the value is out of the valid register number range.
Action Ensure that the value is absolute and is within the range of \(0-31\) for PowerPC and POWER family.
There is a base address in using that is not valid. The base address must be a relocatable expression.

Cause The first parameter of the .using pseudo-op is not a relocatable expression.
Action Ensure that the first parameter is relocatable. The first parameter can be a TOC-relative label, a label/name that is relocatable (relocatable=REL), or an external symbol that is defined within the current assembly source as a csect name/TOC entry.
Specify a using argument that references only the beginning of the TOC section. The argument cannot reference locations contained within the TOC section.

Cause The first parameter of the .using pseudo-op is a TOC-relative expression, but it does not point to the beginning of the TOC.

Action Verify that the first parameter describes the beginning of the TOC if it is TOC-relative.
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{1252-057} & The external expression is not valid. The symbol cannot be external. If the symbol is external, the symbol must be defined within the assembly using a tod or a csect entry. \\
\hline & Cause An external expression other than a csect name or a TOC entry is used for the first parameter of the using pseudo-op. \\
\hline & Action Ensure that the symbol is either not external (not specified by an extern pseudo-op) or is defined within the assembly source using a TOC entry or csect entry. \\
\hline \multirow[t]{3}{*}{1252-058} & Warning: The label <name> is aligned with csect <csectname>. \\
\hline & Cause If the label is in the same line of the csect pseudo-op. this warning is reported when the flag of the as command is used. This message indicates that a label may not be aligned as intended. If the label should point to the top of the csect, it should be contained within the csect, in the first line next to the .csect pseudo-op. \\
\hline & Action Evaluate the intent of the label. \\
\hline \multirow[t]{3}{*}{1252-059} & The register in drop must be an absolute value that is a valid register number. \\
\hline & Cause The parameter of the .drop pseudo-op is not an absolute value, or the value is not in the range of valid register numbers. \\
\hline & Action Use an absolute value to indicate a valid register. For PowerPC and POWER family, valid register numbers are in the range of 0-31. \\
\hline \multirow[t]{3}{*}{1252-060} & The register in drop is not in use. Delete this line or insert a using line previous to this .drop line. \\
\hline & Cause This message indicates that the register represented by the parameter of the .drop pseudo-op was never used in a previous .using statement. \\
\hline & Action Either delete the .drop pseudo-op or insert the .using pseudo-op that should have been used prior to this .drop pseudo-op. \\
\hline \multirow[t]{3}{*}{1252-061} & A statement within tod scope is not valid. Use the to pseudo-op to define entries within .toc scope. \\
\hline & Cause If a statement other than a .tc pseudo-op is used within the .toc scope, this message is displayed. \\
\hline & Action Place a .tc pseudo-op only inside the .toc scope. \\
\hline \multirow[t]{3}{*}{1252-062} & The alignment must be a value from 0 to 31. \\
\hline & Cause The optional second parameter (Number) of the .csect parameter defines alignment for the top of the current csect. Alignment must be in the range \(0-31\). Otherwise, this message is displayed. \\
\hline & Action Ensure that the second parameter is in the valid range. \\
\hline 1252-063 & Obsolete message. \\
\hline \multirow[t]{3}{*}{1252-064} & The comm size must be an absolute expression. \\
\hline & Cause The second parameter of the .comm pseudo-op must be an absolute expression. Otherwise, this message is displayed. \\
\hline & Action Ensure that the second parameter is an absolute expression. \\
\hline 1252-065 & Not used currently. \\
\hline \multirow[t]{3}{*}{1252-066} & There is not enough memory available now. Cannot allocate the typchk section. Try again later or use local problem reporting procedures. \\
\hline & Cause This is a memory-management problem. It is reported when the malloc function is called while allocating the debug section. There is either not enough main memory, or memory pointers are being corrupted. \\
\hline & Action Try again later. If the problem continues to occur, check the applications load for the memory or talk to the system administrator. \\
\hline \multirow[t]{3}{*}{1252-067} & The specified common storage class is not valid. Depending upon where you acquired this product, contact either your service representative or your approved supplier. \\
\hline & Cause This is an internal error message. \\
\hline & Action Contact your service representative or your approved supplier to report the problem. \\
\hline
\end{tabular}

The hash string is set for symbol name already. Check that this is the only .hash statement associated with the symbol name.

Cause The Name parameter of the .hash pseudo-op has already been assigned a string value in a previous .hash statement.

Action Ensure that the Name parameter is unique for each .hash pseudo-op.
The character <char> in the hash string is not valid. The characters in the string must be in the set [0-9A-Fa-f].

Cause The characters in the hash string value (the second parameter of the hash pseudo-op) are required to be in the set [0-9A-Fa-f]. The characters represent a hexadecimal hash code. Otherwise, this message is displayed.

Action Ensure that the characters specified by the StringConstant parameter are contained within this set.
The specified symbol or symbol type for the hash value is not valid.
Cause If the Name parameter for the hash pseudo-op is not a defined external symbol, this message is displayed.

\section*{Notes:}
1. This message can be suppressed by using the flag of the as command.
2. A defined internal symbol (for example, a local label) can also cause this message to be displayed.

Action Use the -u flag of the as command, or use the extern or globl pseudo-op to define the Name parameter as an external symbol.
Not used currently.

There is not enough memory available now. Cannot allocate a segment in memory. Try again later or use local problem reporting procedures.
Cause This indicates a mallod, realloc, or calloc problem. The following problems can generate this type of error:
- Not enough main memory to allocate
- Corruption in memory pointers
- Corruption in the filesystem

Action Check the file systems and memory status.
The pseudo-op is not within the text section. The function, and ef pseudo-ops must be contained within a csect with one of the following storage classes: RO, PR, XO, SV, DB, GL, TI, or TB.

Cause If the .function, .bf and .ef pseudo-ops are not within a csect with a storage mapping class of RO, PR, XO, SV, DB, GL, TI, or TB, this syntax error message is displayed.

Action Ensure that the .function, .bf, and .ef pseudo-ops are within the scope of a text csect.
The specified number of parameters is not valid.
Cause This is a syntax error message. The number of parameters specified with the instruction is incorrect.

Action Verify that the correct number of parameters are specified for this instruction.
The line pseudo-op must be contained within a text or data crsect.
Cause This is a syntax error message. The .line pseudo-op must be within a text or data section. If the .line pseudo-op is contained in a drect pseudo-op, or in a .csect pseudo-op with a storage mapping class of BS or UC, this error is displayed.

Action Verify that the .line pseudo-op is not contained within the scope of a .dsect; or in a .csect pseudo-op with a storage mapping class of BS or UC.
\begin{tabular}{|c|c|}
\hline 1252-077 & \begin{tabular}{l}
The file table is full. Do not include more than 99 files in any single assembly source file. \\
Cause The xline pseudo-op indicates a filename along with the number. These pseudo-ops are generated with the \(\square\) option of the \(\mathbf{m} 4\) command. A maximum of 99 files may be included with this option. If more than 99 files are included, this message is displayed.
\end{tabular} \\
\hline & Action Ensure that the m4 command has not included more than 99 files in any single assembly source file. \\
\hline 1252-078 & The bit mask parameter starting at <positionnumber> is not valid. \\
\hline & Cause This is a syntax error message. In rotate left instructions, there are two input operand formats: rlxx \(R A, R S, S H, M B, M E\), or rlxx \(R A, R S, S H, B M\). This message is displayed only if the second format is used. The BM parameter specifies the mask for this instruction. It must be constructed by certain rules. Otherwise, this message is displayed. See Extended_Mnemonics of Fixed-Point Rotate and Shiftlnstructions for information on constructing the \(B M\) parameter. \\
\hline & Action Correct the bit mask value. \\
\hline 1252-079 & Found a type that is not valid when counting the RLDs. Depending upon where you acquired this product, contact either your service representative or your approved supplier. \\
\hline & Cause This is an internal error message. \\
\hline & Action Contact your service representative or your approved supplier to report the problem. \\
\hline 1252-080 & The specified branch target must be on a full word boundary. \\
\hline & Cause This is a syntax error message. Branch instructions have a target or location to which the program logic should jump. These target addresses must be on a fullword boundary. \\
\hline & Action Ensure that the branch target is on a fullword address (an address that ends in 0, 4, 8 , or c). The assembler listing indicates location counter addresses. This is useful when trying to track down this type of problem. \\
\hline 1252-081 & The instruction is not aligned properly. The instruction requires machine-specific alignment. \\
\hline & Cause On PowerPC and POWER family, the alignment must be fullword. If this message is displayed, it is probable that an instruction or pseudo-op prior to the current instruction has modified the location counter to result in an address that does not fall on a fullword. \\
\hline & Action Ensure that the instruction is on a fullword address. \\
\hline 1252-082 & Use more parameters for the instruction. \\
\hline & Cause Each instruction expects a set number of arguments to be passed to it. If too few arguments are used, this error is displayed. \\
\hline & Action Check the instruction definition to find out how many arguments are needed for this instruction. \\
\hline 1252-083 & Use fewer parameters for the instruction. \\
\hline & Cause Each instruction expects a set number of arguments to be passed to it. If too many arguments are used, this error is displayed. \\
\hline & Action Check the instruction definition to find out how many arguments are needed for this instruction. \\
\hline \[
\begin{aligned}
& 1252-084 \\
& \text { and } \\
& 1252-085
\end{aligned}
\] & Obsolete messages. \\
\hline 1252-086 & The target of the branch instruction must be a relocatable or external expression. \\
\hline & Cause An absolute expression target is used where a relocatable or external expression is acceptable for a branch instruction. \\
\hline & Action Replace the current branch instruction with an absolute branch instruction, or replace the absolute expression target with a relocatable target. \\
\hline
\end{tabular}

The target of the branch instruction must be a relocatable or external expression.
Cause This is a syntax error message. The target of the branch instruction must be either relocatable or external.

Action Ensure that the target of this branch instruction is either relocatable or external.
Relocatable expressions include label names, lcomm names, comm names, and csect names.

Relocation refers to an entity that represents a memory location whose address or location can and will be changed to reflect run-time locations. Entities and symbol names that are defined as relocatable or non-relocatable are described in Expressions.

1252-089
through
1252-098
1252-099

1252-100

1252-101
and
1252-102
1252-103

1252-104

1252-105
1252-106

The branch address is out of range. The target address cannot exceed the ability of the instruction to represent the bit size of the branch address value.

Cause This is a syntax error message. Branch instructions limit the target address sizes to 26 bits, 16 bits, and other instruction-specific sizes. When the target address value cannot be represented in the instruction-specific limiting space, this message is displayed.

Action Ensure that the target address value does not exceed the instruction's ability to represent the target address (bit size).
Obsolete messages.

The specified displacement is not valid. The instruction displacement must be relocatable, absolute, or external.

Cause This is a syntax error message. The instruction displacement must be either relocatable; absolute; external which has the XTY_SD or STY_CM symbol type (a csect or common block name); or possibly TOC-relative (but not a negative TOC-relative), depending on the machine platform.

Action Verify that the displacement is valid for this instruction.
Either the displacement value or the contents of the specified general purpose register, or both, do not yield a valid address.

Cause Indicates an invalid \(d(r)\) operand. Either \(d\) or \(r\) is missing.
Action Verify that the base/displacement operand is formed correctly. Correct the programming error, then assemble and link the program again.

Note: If \(d\) or \(r\) does not need to be specified, 0 should be put in the place.
Obsolete messages.

The specified instruction is not supported by this machine.
Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem. The <parm \#> parameter must be absolute.

Cause The indicated parameter must be absolute (nonrelocatable, nonexternal).
Action Refer to the specific instruction article for the instruction syntax.
Obsolete message.
Not currently used.

Cause If the align pseudo-op is used within a .csect of type [PR] or [GL], and the .align pseudo-op is not on a fullword address (for PowerPC and POWER family, all pseudo-op is not on a fullword address (for PowerPC and POWER family, all
instructions are four bytes long and are fullword aligned), the assembler performs alignment by padding zeros, and this warning message is displayed. It is also displayed when a fullword alignment occurs in other pseudo-op statements.

Action Look for a reason why the alignment is not on a fullword. This could indicate a
possible pseudo-op or instruction in the wrong place.
Action To control the alignment, a align pseudo-op with a parameter of 2 prior to the .long
pseudo-op will perform the alignment. Also, a byte pseudo-op with a parameter of 0 or a short pseudo-op with a parameter of 0 prior to the .long pseudo-op will perform the alignment.
Action To control the alignment, a align pseudo-op prior to the label will perform the alignment function. Also, a byte pseudo-op with a parameter of 0 or a short pseudo-op with a parameter of 0 prior to the label will shift the alignment of the label.
Warning: Aligning with zeros: The long pseudo-op is not on fullword boundary.
Cause Indicates that a .long pseudo-op exists that is not aligned properly on a fullword internal address (an address that ends in 0, 4, 8, or c). The assembler generates zeros to properly align the statement. Aligning with zeros in program csect.

Warning: Csect alignment has changed. To change alignment, check previous csect statements.

Cause The beginning of the csect is aligned according to a default value (2, fullword) or the Number parameter. This warning indicates that the alignment that was in effect when the csect was created has been changed later in the source code.

The csect alignment change can be caused by any of the following:
- The Number parameter of the .csect pseudo-op specifies a value greater than previous .csect pseudo-ops that have the same Qualname.
- The Number parameter of a .align pseudo-op specifies a value greater than the current csect alignment.
- A .double pseudo-op is used, which causes the alignment to increase to 3 . If the current csect alignment is less than 3, this warning is reported.

Action This message may or may not indicate a problem, depending on the user's intent. Evaluate whether a problem has occurred or not.

1252-113 and 1252-114 1252-115

Warning: The <inst. format> instruction is not supported by this machine.
Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem Obsolete messages.

The sort failed with status <number>. Check the condition of the system sort command or use local problem reporting procedures.

Cause When the \(-x\) flag of the as command is used from the command line, the system sort routine is called. If this call is not successful, this message is displayed. Either the sort utility is not available, or a system problem has occurred.

Action Check the condition of the system sort command, check the system itself (using the fisck command), or use local problem reporting procedures.
There is a system error from <name>. Check the condition of the system sort command or use local problem reporting procedures.

Cause name has the sort command. When the - \(\boldsymbol{x}\) flag of the as command is used from the command line, the system sort routine is called. The assembler forks a process to call the sort utility. If this fork fails to exec the sort routine, this message is displayed. Either the sort utility is not available, or a system problem has occurred.

Action Check the condition of the system sort command, check the system itself (using the fsck command), or use local problem reporting procedures.
"Assembler:"
Cause This line defines a header to the standard error output to indicate that it is an assembly program.
"line <number>"
Cause number contains the line number on which an error or warning resides. When assembling a source program, this message is displayed prior to the error/warning message on the screen. This message is also printed prior to the error/warning message in the assembler listing file.
".xref"
Cause This message defines the default suffix extension for the file name of the symbol cross-reference file.
". Ist"
Cause This message defines the default suffix extension for the file name of the assembler listing file.
"SYMBOL FILE CSECT LINENO"
Cause This line defines the heading of the symbol cross-reference file. Define several formats used in the assembler listing file.

Obsolete, replaced by 1252-179.
Define the spaces or formats for the assembler listing file.

Define formats for output numbers and names.

Defines 8 spaces that are used in the listing file.
Defines a format used in the listing file.
Formats for output of a number.
1252-141
There is an error in the collect pointer. Use local problem reporting procedures.
Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem.
1252-142
Syntax error
Cause If an error occurred in the assembly processing and the error is not defined in the
message catalog, this generic error message is used. This message covers both
pseudo-ops and instructions. Therefore, a usage statement would be useless.

Internal error related to the source program domain. Depending upon where you acquired this product, contact your service representative or your approved supplier.

Cause This is an internal error message.
Action Contact your service representative or your approved supplier to report the problem. Warning: Instruction <name> functions differently between PowerPC and POWER.

Cause This warning message is not displayed unless the -w flag of the as command is used in the command line. Some instructions have the same op code in PowerPC and POWER, but are functionally different. This message provides a warning if the assembly mode is com and these instructions are used.

Action See Functional Differences for POWER and PowerPC Instructions for information on instructions that have the same op code but are functionally different in POWER and PowerPC.
The second operand is not valid. For 32-bit implementation, the second operand must have a value of zero.

Cause In the fixed-point compare instructions, the value in the \(L\) field must be zero for 32 -bit implementation. Also, if the mtsri instruction is used in one of the PowerPC assembly modes, the RA operand must contain zero. Otherwise, this message is displayed.
Action Put the correct value in the second operand, then assemble and link the program again.
Displacement must be divisible by 4.
Cause If an instruction has the DS form, its 16 -bit signed displacement value must be divisible by 4. Otherwise, this message is displayed.

Action Change the displacement value, then assemble and link the program again. The sum of argument 3 and 4 must be less than 33.

Cause When some extended mnemonics for word rotate and shift instructions are converted to the base instruction, the values of the third and fourth operands are added to calculate the SH field, MB field, or ME field. Since these fields are 5 bits in length, the sum of the third and fourth operands must not be greater than 32.

Action See Extended_Mnemonics of Fixed-Point_Rotate_and Shift_Instructions for information on converting the extended mnemonic to the base instruction. Change the value of the input operands accordingly, then assemble and link the program again.
The value of operand 3 must be greater than or equal to the value of operand 4 .
Cause When some extended mnemonics for word rotate and shift instructions are converted to the base instruction, the value of the fourth operand is subtracted from the value of the third operand to get the ME or MB field. The result must be positive. Otherwise, this message is displayed.

Action See Extended Mnemonics of Fixed-Point Rotate and Shift Instructions for information on converting the extended mnemonic to the base instruction. Change the value of the input operands accordingly, then assemble and link the program again.
Warning: Special-purpose register number 6 is used to designate the DEC register when the assembly mode is name.

Cause This warning is displayed when the mfded instruction is used and the assembly mode is any. The DEC encoding for the mfdec instruction is 22 for PowerPC and 6 for POWER. When the assembly mode is any, the POWER encoding number is used to generate the object code, and this message is displayed to indicate this.

Action None.

The \(\mathrm{d}(\mathrm{r})\) format is not valid for operand <value>.
Cause Indicates an assembly programming error. The \(d(r)\) format is used in the place that a register number or an immediate value is required.

Action Correct the programming error, then assemble and link the program again.
Warning: A hash code value should be 10 bytes long.
Cause When the hash pseudo-op is used, the second parameter, StringConstant, gives the actual hash code value. This value should contain a 2-byte language ID, a 4-byte general hash, and a 4-byte language hash. The hash code value should be 10 bytes long. If the value length is not 10 bytes and the -w flag of the as command is used, this warning is displayed.

Action Use the correct hash code value.

1252-161

1252-162

1252-163

1252-164

1252-165

1252-166

A system problem occurred while processing file <filename>.
Cause A problem with system I/O developed dynamically. This message is produced by the assembler to indicate an frwrite, putc, or fclose error. The I/O problem could be caused by corruption of the filesystem or not enough space in the file systems.

Action Check the proper file system according to the path name reported.
Invalid -m flag assembly mode operand: <name>.
Cause When an invalid assembly mode is entered on the command line using -m flag of the as command, this message is displayed.

Action See the Overview of Assembling_and_linking_a Program for the defined assembly modes.
The first operand's value <value> is not valid for PowerPC. The third bit of the BO field must be one for the Branch Conditional to Count Register instruction.

Cause If the third bit of the BO operand is zero for the bectrl (Branch Conditional to Count Register) instruction, the instruction form is invalid and this message is displayed.

Action Change the third bit to one, then assemble and link the program again.
This instruction form is not valid for PowerPC. RA, and RB if present in the instruction, cannot be in the range of registers to be loaded. Also, \(R A=R T=0\) is not allowed.

Cause In multiple register load instructions, PowerPC requires that the RA operand, and the \(R B\) operand if present in the instruction format, not be in the range of registers to be loaded. Also \(R A=R T=0\) is not allowed. Otherwise, this message is displayed.

Action Check the register number of the \(R A, R B\), or \(R T\) operand to ensure that this requirement is met.
The value of the first operand must be zero for PowerPC.
Cause If the POWER svca instruction is used in one of the PowerPC assembly modes, the first operand is the SV operand. This operand must be zero. Otherwise, this message is displayed.

Action Put zero into the first operand, or use the PowerPC SC instruction, which does not require an operand.
This instruction form is not valid for PowerPC. The register used in operand two must not be zero.

Cause For the update form of fixed-point store instructions and floating-point load and store instructions, PowerPC requires that the RA operand not be equal to zero. Otherwise, this message is displayed.

Action Check the register number specified by the RA operand, then assemble and link the source code again.

1252-167 Specify a name with the -<flagname> flag.
Cause The and flags of the as command require a filename as a parameter. The -m flag of the as command requires a mode name as a parameter. If the required name is missing, this error message is displayed. This message replaces message 1252-035.

Action Provide a filename with the -n and -o flags of the as command, and provide a mode name with the -m flag of the as command.

1252-168

1252-169

1252-170

1252-171

1252-172

1252-173
-<name> is not a recognized flag.
Cause An undefined flag was used on the command line. This message replaces message 1252-036.

Action Make a correction and run the command again.
Only one input file is allowed.
Cause More than one input source file was specified on the command line. This message replaces message 1252-037
Action Specify only one input source file at a time.
The Assembler command has the following syntax: as -I[ListFile] -s[ListFile] -n Name -o ObjectFile [-wl-W] -x[XCrossFile] -u -m ModeName [InputFile]

Cause This message displays the usage of the as command.
Action None.
The displacement must be greater than or equal to <value1> and less than or equal to <value2>.

Cause For 16-bit displacements, the limits are 32767 and -32768. If the displacement is out of range, this message is displayed. This message replaces message 1252-106.
Action See the specific instruction articles for displacement requirements.
The .extern symbol is not valid. Check that the .extern Name is a relocatable expression.
Cause The Name parameter of the .extern pseudo-op must specify a relocatable expression. This message is displayed if the Name parameter of the .extern pseudo-op does not specify a relocatable expression. For information on relocatable and nonrelocatable expressions, see message 1252-004.

Action Ensure that the Name parameter of the .extern pseudo-op is a relocatable expression.
Warning: The immediate value for instruction <name> is <value>. It may not be portable to a 64-bit machine if this value is to be treated as an unsigned value.

Cause This warning is reported only for the addis instruction (or the lis extended mnemonic of the addis instruction). The immediate value field of these instructions is defined as a signed integer, which should have a valid value range of -32768 to 32767. To maintain compatibility with the cau instruction, however, this range is expanded to -65536 to 65535 . This should cause no problems in a 32 -bit mode, because there is nowhere for sign extension to go. However, this will cause a problem on a 64-bit machine, because sign extension propagates across the upper 32 bits of the register.

Action Use caution when using the addis instruction to construct an unsigned integer. The addis instruction has different semantics on a 32-bit implementation (or in 32-bit mode on a 64-bit implementation) than it does in 64-bit mode. The addis instruction with an unsigned integer in 32-bit mode cannot be directly ported to a 64-bit mode. The code sequence to construct an unsigned integer in 64-bit mode is significantly different from that needed in 32-bit mode.


Action Use the .toc pseudo-op before this instruction.

1252-184 TOC anchor must be defined to use a TOC-relative reference to <name>. Include a .toc pseudo-op in the source.

Cause A TOC-relative reference is being used, but the TOC anchor is not defined. This can happen if an external TD symbol is defined and used as a displacement in a D-form instruction, but there is no .toc pseudo-op in the source program.

Action Use the .toc pseudo-op in the program.

1252-185

1252-186

1252-187

1252-191

Warning: Operand is missing from pseudo-op.
Cause An operand required for pseudo-ops .byte, .vbyte, .short, .long, or .llong is missing.

Action Provide an initial value for the data storage area created by these pseudo-ops. Warning: The maximum length of a stabstring is <number> characters. Extra characters have been discarded.

Cause A stabstring is limited in length; the specified stabstring is greater than the maximum lenght of a single string.

Action Split the string into 2 or more strings, continuing the information from one stabstring to the next.
Warning: The alignment of the current csect is less than the alignment specified with the .align pseudo-op.

Cause The alignment of the csect is not as strict as the alignment required by the use of a .align pseudo-op within that csect.

Action The .align pseudo-op specifies alignment of an item within the csect; the alignment speicified for the csect should be equal to or greater than this value. For example, if the csect requires word alignment, and a .llong within the csect requires double-word alignment, there is a potential for the .llong value to ultimately (after linking) be only word-aligned. This may not be what is intended by the user.
Zero is used in the L operand for the <instruction> instruction.
Cause Some compare instructions allowed the L operand to be optional in 32-bit mode. In 64-bit mode, the operand is not optional.

Action All 4 operands should be specified for the instruction, or, alternatively, use an extended mnemonic.
Invalid value for environment variable OBJECT_MODE. Set the OBJECT_MODE environment variable to 32 or 64 or use the -a32 or -a64 option.

Cause The value of the OBJECT_MODE environment variable is not recognized by the assembler.

Action Set the OBJECT_MODE environment variable to either 32 or 64, or use the -a32 or -a64 command line option. Any other value for the environment variable has no meaning to the assembler.
Invalid reference to label <name>: .function pseudo-op must refer to a csect.
Cause The .function pseudo-op referred to a local label.
Action The reference <name> should be the name (label) of a csect.
Only <name> should be used for relocatable expressions.
Cause The expression used to initialize <name> contains references to externally defined symbols (i.e. the symbols appear in .extern pseudo-op).

Action Verify that no externally defined symbols are contained within the expression operands for <name>. Relocation in 32-bit mode can only be applied to 32-bit quantities; in 64-bit mode relocation can only be applied to 64-bit quantities.

1252-194

Assembly mode is not specified. Set the OBJECT_MODE environment variable to 32 or 64 or use the -a32 or -a64 option.

Cause The environment variable contains the value 32_64.
Action Set the OBJECT_MODE environment variable to either 32 or 64, or use the -a32 or -a64 command line option.
Values specified with the .set psuedo-op are treated as 32-bit signed numbers. Unexpected results may occur when these values are used in a .llong expression.

Cause In 32-bit mode, an expression that results from the use of .set has been used to set the initial value of a .llong.

Action For initializing .Ilong's when in 32-bit mode, values are treated as 64-bit. If a .set symbol whose most significant bit is set is used as part of the initialization, the value may not be interpreted in a manner intended by the user. For example, the value 0xFFFF_0000 may have been intended to be a positive 64-bit quantity, but is a negative 32-bit number which would be sign extended to become 0xFFFF_FFFF_FFFF_0000.
Warning: The immediate value for instruction <instruction> is <number>. It may not be portable to a 64-bit machine if this value is to be treated as an unsigned value.

Cause This is a alternate version of message 173; see above for more information.

\section*{Appendix B. Instruction Set Sorted by Mnemonic}

In the Instruction Set Sorted by Mnemonic table the Implementation column contains the following information:
```

Implementation
com
POWER family
POWER2
PowerPC
PPC opt.
603 only

```

\section*{Description}

Supported by POWER family, POWER2, and PowerPC implementations.
Supported only by POWER family and POWER2 implementations.
Supported only by POWER2 implementations.
Supported only by PowerPC architecture.
Defined only in PowerPC architecture and is an optional instruction.
Supported only on the PowerPC 603 RISC Microprocessor

Instruction Set Sorted by Mnemonic
\begin{tabular}{|c|c|c|c|c|c|}
\hline Mnemonic & Instruction & Implementation & Format & Primary Op Code & Extended Op Code \\
\hline a[o][.] & Add Carrying & POWER family & XO & 31 & 10 \\
\hline abs[o][.] & Absolute & POWER family & XO & 31 & 360 \\
\hline add[0][.] & Add & PowerPC & XO & 31 & 266 \\
\hline addc[0][.] & Add Carrying & PowerPC & XO & 31 & 10 \\
\hline adde[0][.] & Add Extended & PowerPC & XO & 31 & 138 \\
\hline addi & Add Immediate & PowerPC & D & 14 & \\
\hline addic & Add Immediate Carrying & PowerPC & D & 12 & \\
\hline addic. & Add Immediate Carrying and Record & PowerPC & D & 13 & \\
\hline addis & Add Immediate Shifted & PowerPC & D & 15 & \\
\hline addme[o][.] & Add to Minus One Extended & PowerPC & XO & 31 & 234 \\
\hline addze[o][.] & Add to Zero Extended & PowerPC & XO & 31 & 202 \\
\hline ae[0][.] & Add Extended & POWER family & XO & 31 & 138 \\
\hline ai & Add Immediate & POWER family & D & 12 & \\
\hline ai. & Add Immediate and Record & POWER family & D & 13 & \\
\hline ame[o][.] & Add to Minus One Extended & POWER family & XO & 31 & 234 \\
\hline and[.] & AND & com & X & 31 & 28 \\
\hline andc[.] & AND with Complement & com & X & 31 & 60 \\
\hline andi. & AND Immediate & PowerPC & D & 28 & \\
\hline andil. & AND Immediate Lower & POWER family & D & 28 & \\
\hline andis. & AND Immediate Shifted & PowerPC & D & 29 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline andiu. & AND Immediate Upper & POWER family & D & 29 & \\
\hline aze[o][.] & Add to Zero Extended & POWER family & XO & 31 & 202 \\
\hline b[I][a] & Branch & com & I & 18 & \\
\hline bc[l] [a] & Branch Conditional & com & B & 16 & \\
\hline bcc[1] & Branch Conditional to Count Register & POWER family & XL & 19 & 528 \\
\hline bcctr[l] & Branch Conditional to Count Register & PowerPC & XL & 19 & 528 \\
\hline bclr[1] & Branch Conditional Link Register & PowerPC & XL & 19 & 16 \\
\hline bcr[1] & Branch Conditional Register & POWER family & XL & 19 & 16 \\
\hline cal & Compute Address Lower & POWER family & D & 14 & \\
\hline cau & Compute Address Upper & POWER family & D & 15 & \\
\hline cax[o][.] & Compute Address & POWER family & XO & 31 & 266 \\
\hline clcs & Cache Line Compute Size & POWER family & X & 31 & 531 \\
\hline clf & Cache Line Flush & POWER family & X & 31 & 118 \\
\hline cli & Cache Line Invalidate & POWER family & X & 31 & 502 \\
\hline cmp & Compare & com & X & 31 & 0 \\
\hline cmpi & Compare Immediate & com & D & 11 & \\
\hline cmpl & Compare Logical & com & X & 31 & 32 \\
\hline cmpli & Compare Logical Immediate & com & D & 10 & \\
\hline cntlz[.] & Count Leading Zeros & POWER family & X & 31 & 26 \\
\hline cntlzw[.] & Count Leading Zeros Word & PowerPC & X & 31 & 26 \\
\hline crand & \begin{tabular}{l}
Condition \\
Register AND
\end{tabular} & com & XL & 19 & 257 \\
\hline crandc & \begin{tabular}{l}
Condition \\
Register AND with Complement
\end{tabular} & com & XL & 19 & 129 \\
\hline creqv & Condition Register Equivalent & com & XL & 19 & 289 \\
\hline crnand & Condition Register NAND & com & XL & 19 & 225 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline crnor & \begin{tabular}{l} 
Condition \\
Register NOR
\end{tabular} & com & 19 & 33 \\
\hline cror & \begin{tabular}{l} 
Condition \\
Register OR
\end{tabular} & com & XL & 19 & 449 \\
\hline crorc & \begin{tabular}{l} 
Condition \\
Register OR with \\
Complement
\end{tabular} & com & XL & 19 & 417 \\
\hline crxor & \begin{tabular}{l} 
Condition \\
Register XOR
\end{tabular} & com & XL & 19 & 193 \\
\hline dcbf & \begin{tabular}{l} 
Data Cache Block \\
Flush
\end{tabular} & PowerPC & X & 31 & 81 \\
\hline dcbi & \begin{tabular}{l} 
Data Cache Block \\
Invalidate
\end{tabular} & PowerPC & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline fabs[.] & Floating Absolute Value & com & X & 63 & 264 \\
\hline fadd[.] & Floating Add & PowerPC & A & 63 & 21 \\
\hline fadds[.] & Floating Add Single & PowerPC & A & 59 & 21 \\
\hline fcir[.] & Floating Convert to Integer Word & POWER family & X & 63 & 14 \\
\hline fcirz[.] & Floating Convert to Integer Word with Round to Zero & POWER family & X & 63 & 15 \\
\hline fcmpo & Floating Compare Ordered & com & X & 63 & 32 \\
\hline fcmpu & Floating Compare Unordered & com & XL & 63 & 0 \\
\hline fctiw[.] & Floating Convert to Integer Word & PowerPC & X & 63 & 14 \\
\hline fctiwz[.] & Floating Convert to Integer Word with Round to Zero & PowerPC & XL & 63 & 15 \\
\hline fd[.] & Floating Divide & POWER family & A & 63 & 18 \\
\hline fdiv[.] & Floating Divide & PowerPC & A & 63 & 18 \\
\hline fdivs[.] & Floating Divide Single & PowerPC & A & 59 & 18 \\
\hline fm [.] & Floating Multiply & POWER family & A & 63 & 25 \\
\hline fma[.] & Floating Multiply-Add & POWER family & A & 63 & 29 \\
\hline fmadd[.] & Floating Multiply-Add & PowerPC & A & 63 & 29 \\
\hline fmadds[.] & \begin{tabular}{l}
Floating \\
Multiply-Add Single
\end{tabular} & PowerPC & A & 59 & 29 \\
\hline fmr[.] & Floating Move Register & com & X & 63 & 72 \\
\hline fms[.] & Floating Multiply-Subtract & POWER family & A & 63 & 28 \\
\hline fmsub[.] & \begin{tabular}{l}
Floating \\
Multiply-Subtract
\end{tabular} & PowerPC & A & 63 & 28 \\
\hline fmsubs[.] & \begin{tabular}{l}
Floating \\
Multiply-Subtract Single
\end{tabular} & PowerPC & A & 59 & 28 \\
\hline fmul[.] & Floating Multiply & PowerPC & A & 63 & 25 \\
\hline fmuls[.] & Floating Multiply Single & PowerPC & A & 59 & 25 \\
\hline fnabs[.] & Floating Negative Absolute Value & com & X & 63 & 136 \\
\hline fneg[.] & Floating Negate & com & X & 63 & 40 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline fnma[.] & Floating Negative Multiply-Add & POWER family & A & 63 & 31 \\
\hline fnmadd[.] & Floating Negative Multiply-Add & PowerPC & A & 63 & 31 \\
\hline fnmadds[.] & Floating Negative Multiply-Add Single & PowerPC & A & 59 & 31 \\
\hline fnms[.] & Floating Negative Multiply-Subtract & POWER family & A & 63 & 30 \\
\hline fnmsub[.] & Floating Negative Multiply-Subtract & PowerPC & A & 63 & 30 \\
\hline fnmsubs[.] & Floating Negative Multiply-Subtract Single & PowerPC & A & 59 & 30 \\
\hline fres[.] & \begin{tabular}{l}
Floating \\
Reciprocal \\
Estimate Single
\end{tabular} & PPC opt. & A & 59 & 24 \\
\hline frsp[.] & Floating Round to Single Precision & com & X & 63 & 12 \\
\hline frsqrie[.] & \begin{tabular}{l}
Floating \\
Reciprocal Square Root Estimate
\end{tabular} & PPC opt. & A & 63 & 26 \\
\hline fs[.] & Floating Subtract & POWER family & A & 63 & 20 \\
\hline fsel[.] & Floating-Point Select & PPC opt. & A & 63 & 23 \\
\hline fsqrt[.] & Floating Square Root & POWER2 & A & 63 & 22 \\
\hline fsub[.] & Floating Subtract & PowerPC & A & 63 & 20 \\
\hline fsubs[.] & Floating Subtract Single & PowerPC & A & 59 & 20 \\
\hline icbi & Instruction Cache Block Invalidate & PowerPC & X & 31 & 982 \\
\hline ics & Instruction Cache Synchronize & POWER family & X & 19 & 150 \\
\hline isync & Instruction Synchronize & PowerPC & X & 19 & 150 \\
\hline I & Load & POWER family & D & 32 & \\
\hline Ibrx & \begin{tabular}{l}
Load \\
Byte-Reversed Indexed
\end{tabular} & POWER family & X & 31 & 534 \\
\hline Ibz & Load Byte and Zero & com & D & 34 & \\
\hline Ibzu & Load Byte and Zero with Update & com & D & 35 & \\
\hline Ibzux & Load Byte and Zero with Update Indexed & com & X & 31 & 119 \\
\hline Ibzx & Load Byte and Zero Indexed & com & X & 31 & 87 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline Ifd & \begin{tabular}{l} 
Load \\
Floating-Point \\
Double
\end{tabular} & com & D & \\
\hline Ifdu & \begin{tabular}{l} 
Load \\
Floating-Point \\
Double with \\
Update
\end{tabular} & com & D & 51 & \\
\hline & \begin{tabular}{l} 
Load \\
Floating-Point \\
Double with \\
Update Indexed
\end{tabular} & com & Com & X & 31 \\
\hline Ifdx & \begin{tabular}{l} 
Load \\
Floating-Point \\
Double Indexed
\end{tabular} & com & POWER2 & X & P
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Ihbrx & \begin{tabular}{l}
Load Half \\
Byte-Reversed Indexed
\end{tabular} & com & X & 31 & 790 \\
\hline Ihz & Load Half and Zero & com & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & com & D & 41 & \\
\hline Ihzux & Load Half and Zero with Update Indexed & com & X & 31 & 331 \\
\hline Ihzx & Load Half and Zero Indexed & com & X & 31 & 279 \\
\hline Im & Load Multiple & POWER family & D & 46 & \\
\hline Imw & Load Multiple Word & PowerPC & D & 46 & \\
\hline Iscbx & Load String and Compare Byte Indexed & POWER family & X & 31 & 277 \\
\hline Isi & Load String Immediate & POWER family & X & 31 & 597 \\
\hline Iswi & Load String Word Immediate & PowerPC & X & 31 & 597 \\
\hline Iswx & Load String Word Indexed & PowerPC & X & 31 & 533 \\
\hline Isx & Load String Indexed & POWER family & X & 31 & 533 \\
\hline lu & Load with Update & POWER family & D & 33 & \\
\hline lux & Load with Update Indexed & POWER family & X & 31 & 55 \\
\hline Iwarx & Load Word and Reserve Indexed & PowerPC & X & 31 & 20 \\
\hline Iwbrx & Load Word Byte-Reversed Indexed & PowerPC & X & 31 & 534 \\
\hline Iwz & Load Word and Zero & PowerPC & D & 32 & \\
\hline Iwzu & Load Word with Zero Update & PowerPC & D & 33 & \\
\hline Iwzux & Load Word and Zero with Update Indexed & PowerPC & X & 31 & 55 \\
\hline Iwzx & Load Word and Zero Indexed & PowerPC & X & 31 & 23 \\
\hline Ix & Load Indexed & POWER family & X & 31 & 23 \\
\hline maskg[.] & Mask Generate & POWER family & X & 31 & 29 \\
\hline maskir[.] & Mask Insert from Register & POWER family & X & 31 & 541 \\
\hline mcrf & Move Condition Register Field & com & XL & 19 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline mcrfs & \begin{tabular}{l} 
Move to Condition \\
Register from \\
FPSCR
\end{tabular} & com & X & 64 \\
\hline mcrxr & \begin{tabular}{l} 
Move to Condition \\
Register from \\
XER
\end{tabular} & com & X & 31 & 512 \\
\hline mfcr & \begin{tabular}{l} 
Move from \\
Condition \\
Register
\end{tabular} & com & X & 31 & 19 \\
\hline mffs[.] & \begin{tabular}{l} 
Move from \\
FPSCR
\end{tabular} & com & Com & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline muli & Multiply Immediate & POWER family & D & 07 & \\
\hline mulli & Multiply Low Immediate & PowerPC & D & 07 & \\
\hline mullw[0][.] & Multiply Low Word & PowerPC & XO & 31 & 235 \\
\hline muls[0][.] & Multiply Short & POWER family & XO & 31 & 235 \\
\hline nabs[0][.] & Negative Absolute & POWER family & XO & 31 & 488 \\
\hline nand[.] & NAND & com & X & 31 & 476 \\
\hline neg[o][.] & Negate & com & XO & 31 & 104 \\
\hline nor[.] & NOR & com & X & 31 & 124 \\
\hline or[.] & OR & com & X & 31 & 444 \\
\hline orc[.] & OR with Complement & com & X & 31 & 412 \\
\hline ori & OR Immediate & PowerPC & D & 24 & \\
\hline oril & OR Immediate Lower & POWER family & D & 24 & \\
\hline oris & OR Immediate Shifted & PowerPC & D & 25 & \\
\hline oriu & OR Immediate Upper & POWER family & D & 25 & \\
\hline \(\mathrm{rac}[\). & Real Address Compute & POWER family & X & 31 & 818 \\
\hline rfi & Return from Interrupt & com & X & 19 & 50 \\
\hline rfsvc & Return from SVC & POWER family & X & 19 & 82 \\
\hline rlimi[.] & Rotate Left Immediate then Mask Insert & POWER family & M & 20 & \\
\hline rlinm[.] & Rotate Left Immediate then AND with Mask & POWER family & M & 21 & \\
\hline rlmi[.] & Rotate Left then Mask Insert & POWER family & M & 22 & \\
\hline rInm[.] & Rotate Left then AND with Mask & POWER family & M & 23 & \\
\hline rlwimi[.] & Rotate Left Word Immediate then Mask Insert & PowerPC & M & 20 & \\
\hline rlwinm[.] & Rotate Left Word Immediate then AND with Mask & PowerPC & M & 21 & \\
\hline rlwnm[.] & Rotate Left Word then AND with Mask & PowerPC & M & 23 & \\
\hline rrib[.] & Rotate Right and Insert Bit & POWER family & X & 31 & 537 \\
\hline Sc & System Call & PowerPC & SC & 17 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline sf[o][.] & Subtract from & POWER family & XO & 31 & 08 \\
\hline sfe[o][.] & \begin{tabular}{l} 
Subtract from \\
Extended
\end{tabular} & POWER family & XO & 31 & 136 \\
\hline sfi & \begin{tabular}{l} 
Subtract from \\
Immediate
\end{tabular} & POWER family & D & 08 & \\
\hline sfme[o][.] & \begin{tabular}{l} 
Subtract from \\
Minus One \\
Extended
\end{tabular} & POWER family & XO & 31 & 232 \\
\hline sfze[o][.] & \begin{tabular}{l} 
Subtract from \\
Zero Extended
\end{tabular} & POWER family & XO & 31 & 200 \\
\hline si & \begin{tabular}{l} 
Subtract \\
Immediate
\end{tabular} & com & D & D & P
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline srea[.] & Shift Right Extended Algebraic & POWER family & X & 31 & 921 \\
\hline sreq[.] & Shift Right Extended with MQ & POWER family & X & 31 & 729 \\
\hline sriq[.] & Shift Right Immediate with MQ & POWER family & X & 31 & 696 \\
\hline srliq[.] & Shift Right Long Immediate with MQ & POWER family & X & 31 & 760 \\
\hline srlq[.] & Shift Right Long with MQ & POWER family & X & 31 & 728 \\
\hline srq[.] & Shift RIght with MQ & POWER family & X & 31 & 664 \\
\hline srw[.] & Shift Right Word & PowerPC & X & 31 & 536 \\
\hline st & Store & POWER family & D & 36 & \\
\hline stb & Store Byte & com & D & 38 & \\
\hline stbrx & \begin{tabular}{l}
Store \\
Byte-Reversed Indexed
\end{tabular} & POWER family & X & 31 & 662 \\
\hline stbu & Store Byte with Update & com & D & 39 & \\
\hline stbux & Store Byte with Update Indexed & com & X & 31 & 247 \\
\hline stbx & Store Byte Indexed & com & X & 31 & 215 \\
\hline stfd & \begin{tabular}{l}
Store \\
Floating-Point Double
\end{tabular} & com & D & 54 & \\
\hline stfdu & \begin{tabular}{l}
Store \\
Floating-Point Double with Update
\end{tabular} & com & D & 55 & \\
\hline stfdux & \begin{tabular}{l}
Store \\
Floating-Point Double with Update Indexed
\end{tabular} & com & X & 31 & 759 \\
\hline stfdx & \begin{tabular}{l}
Store \\
Floating-Point \\
Double Indexed
\end{tabular} & com & X & 31 & 727 \\
\hline stfiwx & \begin{tabular}{l}
Store \\
Floating-Point as Integer Word Indexed
\end{tabular} & PPC opt. & X & 31 & 983 \\
\hline stfq & \begin{tabular}{l}
Store \\
Floating-Point Quad
\end{tabular} & POWER2 & DS & 60 & \\
\hline stfqu & \begin{tabular}{l}
Store \\
Floating-Point Quad with Update
\end{tabular} & POWER2 & DS & 61 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline stfqux & \begin{tabular}{l} 
Store \\
Floating-Point \\
Quad with Update \\
Indexed
\end{tabular} & POWER2 & X & 951 \\
\hline stfqx & \begin{tabular}{l} 
Store \\
Floating-Point \\
Quad Indexed
\end{tabular} & POWER2 & X & 31 & 919 \\
\hline & \begin{tabular}{l} 
Store \\
Floating-Point \\
Single
\end{tabular} & com & D & 52 & \\
\hline stfs & \begin{tabular}{l} 
Store \\
Floating-Point \\
Single with \\
Update
\end{tabular} & com & P & D & P
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline stwcx. & Store Word Conditional Indexed & PowerPC & X & 31 & 150 \\
\hline stwu & Store Word with Update & PowerPC & D & 37 & \\
\hline stwux & Store Word with Update Indexed & PowerPC & X & 31 & 183 \\
\hline stwx & Store Word Indexed & PowerPC & X & 31 & 151 \\
\hline stx & Store Indexed & POWER family & X & 31 & 151 \\
\hline subf[o][.] & Subtract from & PowerPC & XO & 31 & 40 \\
\hline subfc[o][.] & Subtract from Carrying & PowerPC & XO & 31 & 08 \\
\hline subfe[o][.] & Subtract from Extended & PowerPC & XO & 31 & 136 \\
\hline subfic & Subtract from Immediate Carrying & PowerPC & D & 08 & \\
\hline subfme[0][.] & Subtract from Minus One Extended & PowerPC & XO & 31 & 232 \\
\hline subfze[o][.] & Subtract from Zero Extended & PowerPC & XO & 31 & 200 \\
\hline Svc[l][a] & Supervisor Call & POWER family & SC & 17 & \\
\hline sync & Synchronize & PowerPC & X & 31 & 598 \\
\hline t & Trap & POWER family & X & 31 & 04 \\
\hline ti & Trap Immediate & POWER family & D & 03 & \\
\hline tlbi & Translation Look-aside Buffer Invalidate Entry & POWER family & X & 31 & 306 \\
\hline tlbie & Translation Look-aside Buffer Invalidate Entry & PPC opt. & X & 31 & 306 \\
\hline tlbld & Load Data TLB Entry & 603 only & X & 31 & 978 \\
\hline tlbli & Load Instruction TLB Entry & 603 only & X & 31 & 1010 \\
\hline tlbsync & Translation Look-aside Buffer Synchronize & PPC opt. & X & 31 & 566 \\
\hline tw & Trap Word & PowerPC & X & 31 & 04 \\
\hline twi & Trap Word Immediate & PowerPC & D & 03 & \\
\hline xor[.] & XOR & com & X & 31 & 316 \\
\hline xori & XOR Immediate & PowerPC & D & 26 & \\
\hline xoril & XOR Immediate Lower & POWER family & D & 26 & \\
\hline xoris & XOR Immediate Shift & PowerPC & D & 27 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline xoriu & \begin{tabular}{l} 
XOR Immediate \\
Upper
\end{tabular} & POWER family & D & 27 \\
\hline
\end{tabular}

\section*{Appendix C. Instruction Set Sorted by Primary and Extended Op Code}

The Instruction Set Sorted by Primary and Extended Op Code table lists the instruction set, sorted first by primary op code and then by extended op code. The table column Implementation contains the following information:
```

Implementation
com
POWER family
POWER2
PowerPC
PPC opt.
63 only

```

\section*{Description}

Supported by POWER family, POWER2, and PowerPC implementations.
Supported only by POWER family and POWER2 implementations.
Supported only by POWER2 implementations.
Supported only by PowerPC architecture.
Defined only in PowerPC architecture and is an optional instruction.
Supported only on the PowerPC 603 RISC Microprocessor

Instruction Set Sorted by Primary and Extended Op Code
\begin{tabular}{|l|l|l|l|l|l|}
\hline Mnemonic & Instruction & Implementation & Format & \begin{tabular}{l} 
Primary Op \\
Code
\end{tabular} & \begin{tabular}{l} 
Extended Op \\
Code
\end{tabular} \\
\hline ti & Trap Immediate & POWER family & D & 03 & \\
\hline twi & \begin{tabular}{l} 
Trap Word \\
Immediate
\end{tabular} & PowerPC & D & 03 & \\
\hline muli & \begin{tabular}{l} 
Multiply \\
Immediate
\end{tabular} & POWER family & D & 07 & \\
\hline mulli & \begin{tabular}{l} 
Multiply Low \\
Immediate
\end{tabular} & PowerPC & D & 07 & \\
\hline sfi & \begin{tabular}{l} 
Subtract from \\
Immediate
\end{tabular} & POWER family & D & 08 & \\
\hline subfic & \begin{tabular}{l} 
Subtract from \\
Immediate \\
Carrying
\end{tabular} & PowerPC & D & 08 & \\
\hline dozi & \begin{tabular}{l} 
Difference or Zero \\
Immediate
\end{tabular} & POWER family & D & 09 & \\
\hline cmpli & \begin{tabular}{l} 
Compare Logical \\
Immediate
\end{tabular} & com & D & 10 & \\
\hline cmpi & \begin{tabular}{l} 
Compare \\
Immediate
\end{tabular} & com & D & 11 & \\
\hline addic & \begin{tabular}{l} 
Add Immediate \\
Carrying
\end{tabular} & PowerPC & D & 12 & 12 \\
\hline ai & Add Immediate & POWER family & D & 12 & 12 \\
\hline si & \begin{tabular}{l} 
Subtract \\
Immediate
\end{tabular} & com & D & 13 & \\
\hline addic. & \begin{tabular}{l} 
Add Immediate \\
Carrying and \\
Record
\end{tabular} & PowerPC & \begin{tabular}{l} 
Subtract \\
Immediate and \\
Record
\end{tabular} & com & D \\
and Record
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline cal & Compute Address Lower & POWER family & D & 14 & \\
\hline addis & Add Immediate Shifted & PowerPC & D & 15 & \\
\hline cau & Compute Address Upper & POWER family & D & 15 & \\
\hline \(\mathrm{bc}[1][\mathrm{a}]\) & Branch Conditional & com & B & 16 & \\
\hline sc & System Call & PowerPC & SC & 17 & \\
\hline svc[1][a] & Supervisor Call & POWER family & SC & 17 & \\
\hline \(\mathrm{b}[1][\mathrm{a}]\) & Branch & com & 1 & 18 & \\
\hline mcrf & Move Condition Register Field & com & XL & 19 & 0 \\
\hline bclr[1] & Branch Conditional Link Register & PowerPC & XL & 19 & 16 \\
\hline bcr[1] & Branch Conditional Register & POWER family & XL & 19 & 16 \\
\hline crnor & Condition Register NOR & com & XL & 19 & 33 \\
\hline rfi & Return from Interrupt & com & X & 19 & 50 \\
\hline rfsvc & Return from SVC & POWER family & X & 19 & 82 \\
\hline crandc & Condition Register AND with Complement & com & XL & 19 & 129 \\
\hline ics & Instruction Cache Synchronize & POWER family & X & 19 & 150 \\
\hline isync & Instruction Synchronize & PowerPC & X & 19 & 150 \\
\hline crxor & Condition Register XOR & com & XL & 19 & 193 \\
\hline crnand & Condition Register NAND & com & XL & 19 & 225 \\
\hline crand & \begin{tabular}{l}
Condition \\
Register AND
\end{tabular} & com & XL & 19 & 257 \\
\hline creqv & Condition Register Equivalent & com & XL & 19 & 289 \\
\hline crorc & \begin{tabular}{l}
Condition \\
Register OR with Complement
\end{tabular} & com & XL & 19 & 417 \\
\hline cror & Condition Register OR & com & XL & 19 & 449 \\
\hline bcc[1] & Branch Conditional to Count Register & POWER family & XL & 19 & 528 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline bcctr[l] & Branch Conditional to Count Register & PowerPC & XL & 19 & 528 \\
\hline rlimi[.] & Rotate Left Immediate then Mask Insert & POWER family & M & 20 & \\
\hline rlwimi[.] & Rotate Left Word Immediate then Mask Insert & PowerPC & M & 20 & \\
\hline rlinm[.] & Rotate Left Immediate then AND with Mask & POWER family & M & 21 & \\
\hline rlwinm[.] & Rotate Left Word Immediate then AND with Mask & PowerPC & M & 21 & \\
\hline rlmi[.] & Rotate Left then Mask Insert & POWER family & M & 22 & \\
\hline rınm[.] & Rotate Left then AND with Mask & POWER family & M & 23 & \\
\hline rlwnm[.] & Rotate Left Word then AND with Mask & PowerPC & M & 23 & \\
\hline ori & OR Immediate & PowerPC & D & 24 & \\
\hline oril & OR Immediate Lower & POWER family & D & 24 & \\
\hline oris & OR Immediate Shifted & PowerPC & D & 25 & \\
\hline oriu & OR Immediate Upper & POWER family & D & 25 & \\
\hline xori & XOR Immediate & PowerPC & D & 26 & \\
\hline xoril & XOR Immediate Lower & POWER family & D & 26 & \\
\hline xoris & XOR Immediate Shift & PowerPC & D & 27 & \\
\hline xoriu & XOR Immediate Upper & POWER family & D & 27 & \\
\hline andi. & AND Immediate & PowerPC & D & 28 & \\
\hline andil. & AND Immediate Lower & POWER family & D & 28 & \\
\hline andis. & AND Immediate Shifted & PowerPC & D & 29 & \\
\hline andiu. & AND Immediate Upper & POWER family & D & 29 & \\
\hline cmp & Compare & com & X & 31 & 0 \\
\hline t & Trap & POWER family & X & 31 & 04 \\
\hline tw & Trap Word & PowerPC & X & 31 & 04 \\
\hline sf[o][.] & Subtract from & POWER family & XO & 31 & 08 \\
\hline subfc[o][.] & Subtract from Carrying & PowerPC & XO & 31 & 08 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline a[o][.] & Add Carrying & POWER family & XO & 31 & 10 \\
\hline addc[o][.] & Add Carrying & PowerPC & XO & 31 & 10 \\
\hline mulhwu[.] & \begin{tabular}{l} 
Multiply High \\
Word Unsigned
\end{tabular} & PowerPC & XO & 31 & 11 \\
\hline mfcr & \begin{tabular}{l} 
Move from \\
Condition \\
Register
\end{tabular} & com & X & 31 & 19 \\
\hline Iwarx & \begin{tabular}{l} 
Load Word and \\
Reserve Indexed
\end{tabular} & PowerPC & X & 31 & 20 \\
\hline Iwzx & \begin{tabular}{l} 
Load Word and \\
Zero Indexed
\end{tabular} & PowerPC & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline sfe[o][.] & Subtract from Extended & POWER family & XO & 31 & 136 \\
\hline subfe[o][.] & Subtract from Extended & PowerPC & XO & 31 & 136 \\
\hline adde[o][.] & Add Extended & PowerPC & XO & 31 & 138 \\
\hline ae[0][.] & Add Extended & POWER family & XO & 31 & 138 \\
\hline mtcrf & Move to Condition Register Fields & com & XFX & 31 & 144 \\
\hline mtmsr & Move to Machine State Register & com & X & 31 & 146 \\
\hline stwcx. & Store Word Conditional Indexed & PowerPC & X & 31 & 150 \\
\hline stwx & Store Word Indexed & PowerPC & X & 31 & 151 \\
\hline stx & Store Indexed & POWER family & X & 31 & 151 \\
\hline slq[.] & Shift Left with MQ & POWER family & X & 31 & 152 \\
\hline sle[.] & Shift Left Extended & POWER family & X & 31 & 153 \\
\hline stux & Store with Update Indexed & POWER family & X & 31 & 183 \\
\hline stwux & Store Word with Update Indexed & PowerPC & X & 31 & 183 \\
\hline sliq[.] & Shift Left Immediate with MQ & POWER family & X & 31 & 184 \\
\hline sfze[o][.] & Subtract from Zero Extended & POWER family & XO & 31 & 200 \\
\hline subfze[o][.] & Subtract from Zero Extended & PowerPC & XO & 31 & 200 \\
\hline addze[o][.] & Add to Zero Extended & PowerPC & XO & 31 & 202 \\
\hline aze[o][.] & Add to Zero Extended & POWER family & XO & 31 & 202 \\
\hline mtsr & Move to Segment Register & com & X & 31 & 210 \\
\hline stbu & Store Byte with Update & com & D & 39 & \\
\hline stbx & Store Byte Indexed & com & X & 31 & 215 \\
\hline sllq[.] & Shift Left Long with MQ & POWER family & X & 31 & 216 \\
\hline sleq[.] & \begin{tabular}{l}
Shift Left \\
Extended with MQ
\end{tabular} & POWER family & X & 31 & 217 \\
\hline sfme[0][.] & Subtract from Minus One Extended & POWER family & XO & 31 & 232 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline subfme[0][.] & \begin{tabular}{l} 
Subtract from \\
Minus One \\
Extended
\end{tabular} & PowerPC & XO & 232 \\
\hline addme[o][.] & \begin{tabular}{l} 
Add to Minus One \\
Extended
\end{tabular} & PowerPC & XO & 31 & 234 \\
\hline ame[o][.] & \begin{tabular}{l} 
Add to Minus One \\
Extended
\end{tabular} & POWER family & XO & 31 & 234 \\
\hline mullw[o][.] & \begin{tabular}{l} 
Multiply Low \\
Word
\end{tabular} & PowerPC & XO & 31 & 235 \\
\hline muls[o][.] & Multiply Short & POWER family & XO & 31 & 243 \\
\hline mtsri & \begin{tabular}{l} 
Move to Segment \\
Register Indirect
\end{tabular} & POWER family & X & 31 & 242 \\
\hline mtsrin & \begin{tabular}{l} 
Move to Segment \\
Register Indirect
\end{tabular} & PowerPC & X & X & X
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline Ihax & \begin{tabular}{l} 
Load Half \\
Algebraic Indexed
\end{tabular} & com & X & 31 & 343 \\
\hline abs[o][.] & Absolute & POWER family & XO & 31 & 360 \\
\hline divs[o][.] & Divide Short & POWER family & XO & 31 & 363 \\
\hline Ihaux & \begin{tabular}{l} 
Load Half \\
Algebraic with \\
Update Indexed
\end{tabular} & com & X & 31 & 375 \\
\hline sthx & \begin{tabular}{l} 
Store Half \\
Indexed
\end{tabular} & com & X & 31 & 407 \\
\hline orc[.] & \begin{tabular}{l} 
OR with \\
Complement
\end{tabular} & com & X & XPC & X
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline rrib[.] & \begin{tabular}{l} 
Rotate Right and \\
Insert Bit
\end{tabular} & POWER family & X & 31 & 537 \\
\hline maskir[.] & \begin{tabular}{l} 
Mask Insert from \\
Register
\end{tabular} & POWER family & X & 31 & 541 \\
\hline tlbsync & \begin{tabular}{l} 
Translation \\
Look-aside Buffer \\
Synchronize
\end{tabular} & PPC opt. & X & 31 & 566 \\
\hline Ifsux & \begin{tabular}{l} 
Load \\
Floating-Point \\
Single with \\
Update Indexed
\end{tabular} & com & X & 31 & 567 \\
\hline mfsr & \begin{tabular}{l} 
Move from \\
Segment Register
\end{tabular} & com & POWER family & X & 31 \\
\hline Isi & \begin{tabular}{l} 
Load String \\
Immediate
\end{tabular} & P & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline sre[.] & Shift Right Extended & POWER family & X & 31 & 665 \\
\hline stfsux & \begin{tabular}{l}
Store \\
Floating-Point \\
Single with Update Indexed
\end{tabular} & com & X & 31 & 695 \\
\hline sriq[.] & Shift Right Immediate with MQ & POWER family & X & 31 & 696 \\
\hline stsi & Store String Immediate & POWER family & X & 31 & 725 \\
\hline stswi & Store String Word Immediate & PowerPC & X & 31 & 725 \\
\hline stfdx & \begin{tabular}{l}
Store \\
Floating-Point Double Indexed
\end{tabular} & com & X & 31 & 727 \\
\hline srlq[.] & Shift Right Long with MQ & POWER family & X & 31 & 728 \\
\hline sreq[.] & Shift Right Extended with MQ & POWER family & X & 31 & 729 \\
\hline stfdux & Store Floating-Point Double with Update Indexed & com & X & 31 & 759 \\
\hline srliq[.] & Shift Right Long Immediate with MQ & POWER family & X & 31 & 760 \\
\hline Ihbrx & Load Half Byte-Reversed Indexed & com & X & 31 & 790 \\
\hline Ifqx & Load Floating-Point Quad Indexed & POWER2 & X & 31 & 791 \\
\hline sra[.] & Shift Right Algebraic & POWER family & X & 31 & 792 \\
\hline sraw[.] & \begin{tabular}{l}
Shift Right \\
Algebraic Word
\end{tabular} & PowerPC & X & 31 & 792 \\
\hline rac[.] & Real Address Compute & POWER family & X & 31 & 818 \\
\hline Ifqux & Load Floating-Point Quad with Update Indexed & POWER2 & X & 31 & 823 \\
\hline srai[.] & Shift Right Algebraic Immediate & POWER family & X & 31 & 824 \\
\hline srawi[.] & Shift Right Algebraic Word Immediate & PowerPC & X & 31 & 824 \\
\hline eieio & \begin{tabular}{l}
Enforce In-order \\
Execution of I/O
\end{tabular} & PowerPC & X & 31 & 854 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline sthbrx & Store Half Byte-Reverse Indexed & com & X & 31 & 918 \\
\hline stfqx & Store Floating-Point Quad Indexed & POWER2 & X & 31 & 919 \\
\hline sraq[.] & Shift Right Algebraic with MQ & POWER family & X & 31 & 920 \\
\hline srea[.] & Shift Right Extended Algebraic & POWER family & X & 31 & 921 \\
\hline exts[.] & Extend Sign & POWER family & X & 31 & 922 \\
\hline extsh[.] & Extend Sign Halfword & PowerPC & XO & 31 & 922 \\
\hline stfqux & \begin{tabular}{l}
Store \\
Floating-Point Quad with Update Indexed
\end{tabular} & POWER2 & X & 31 & 951 \\
\hline sraiq[.] & Shift Right Algebraic Immediate with MQ & POWER family & X & 31 & 952 \\
\hline extsb[.] & Extend Sign Byte & PowerPC & X & 31 & 954 \\
\hline tlbld & Load Data TLB Entry & 603 only & X & 31 & 978 \\
\hline icbi & Instruction Cache Block Invalidate & PowerPC & X & 31 & 982 \\
\hline stfiwx & \begin{tabular}{l}
Store \\
Floating-Point as Integer Word Indexed
\end{tabular} & PPC opt. & X & 31 & 983 \\
\hline tlbli & Load Instruction TLB Entry & 603 only & X & 31 & 1010 \\
\hline dcbz & Data Cache Block Set to Zero & PowerPC & X & 31 & 1014 \\
\hline dclz & Data Cache Line Set to Zero & POWER family & X & 31 & 1014 \\
\hline 1 & Load & POWER family & D & 32 & \\
\hline Iwz & Load Word and Zero & PowerPC & D & 32 & \\
\hline lu & Load with Update & POWER family & D & 33 & \\
\hline Iwzu & Load Word with Zero Update & PowerPC & D & 33 & \\
\hline Ibz & Load Byte and Zero & com & D & 34 & \\
\hline Ibzu & Load Byte and Zero with Update & com & D & 35 & \\
\hline st & Store & POWER family & D & 36 & \\
\hline stw & Store & PowerPC & D & 36 & \\
\hline stu & Store with Update & POWER family & D & 37 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline stwu & Store Word with Update & PowerPC & D & 37 & \\
\hline stb & Store Byte & com & D & 38 & \\
\hline Ihz & Load Half and Zero & com & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & com & D & 41 & \\
\hline Iha & \begin{tabular}{l}
Load Half \\
Algebraic
\end{tabular} & com & D & 42 & \\
\hline Ihau & Load Half Algebraic with Update & com & D & 43 & \\
\hline sth & Store Half & com & D & 44 & \\
\hline sthu & Store Half with Update & com & D & 45 & \\
\hline Im & Load Multiple & POWER family & D & 46 & \\
\hline Imw & Load Multiple Word & PowerPC & D & 46 & \\
\hline stm & Store Multiple & POWER family & D & 47 & \\
\hline stmw & Store Multiple Word & PowerPC & D & 47 & \\
\hline Ifs & \begin{tabular}{l}
Load \\
Floating-Point Single
\end{tabular} & com & D & 48 & \\
\hline Ifsu & \begin{tabular}{l}
Load \\
Floating-Point \\
Single with Update
\end{tabular} & com & D & 49 & \\
\hline Ifd & Load Floating-Point Double & com & D & 50 & \\
\hline Ifdu & \begin{tabular}{l}
Load \\
Floating-Point Double with Update
\end{tabular} & com & D & 51 & \\
\hline stfs & \begin{tabular}{l}
Store \\
Floating-Point Single
\end{tabular} & com & D & 52 & \\
\hline stfsu & \begin{tabular}{l}
Store \\
Floating-Point Single with Update
\end{tabular} & com & D & 53 & \\
\hline stfd & Store Floating-Point Double & com & D & 54 & \\
\hline stfdu & \begin{tabular}{l}
Store \\
Floating-Point Double with Update
\end{tabular} & com & D & 55 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline Ifq & \begin{tabular}{l} 
Load \\
Floating-Point \\
Quad
\end{tabular} & POWER2 & D & \\
\hline Ifqu & \begin{tabular}{l} 
Load \\
Floating-Point \\
Quad with Update
\end{tabular} & POWER2 & D & 57 & \\
\hline fdivs[.] & \begin{tabular}{l} 
Floating Divide \\
Single
\end{tabular} & PowerPC & A & 59 & 18 \\
\hline fsubs[.] & \begin{tabular}{l} 
Floating Subtract \\
Single
\end{tabular} & PowerPC & A & 59 & 20 \\
\hline fadds[.] & \begin{tabular}{l} 
Floating Add \\
Single
\end{tabular} & PowerPC & A & A & A
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline fdiv[.] & Floating Divide & PowerPC & A & 63 & 18 \\
\hline fs[.] & Floating Subtract & POWER family & A & 63 & 20 \\
\hline fsub[.] & Floating Subtract & PowerPC & A & 63 & 20 \\
\hline fa[.] & Floating Add & POWER family & A & 63 & 21 \\
\hline fadd[.] & Floating Add & PowerPC & A & 63 & 21 \\
\hline fsqrt[.] & \begin{tabular}{l} 
Floating Square \\
Root
\end{tabular} & POWER2 & A & 63 & 22 \\
\hline fsel[.] & \begin{tabular}{l} 
Floating-Point \\
Select
\end{tabular} & PPC opt. & A & 63 & 23 \\
\hline fm[.] & Floating Multiply & POWER family & A & A & 63 \\
\hline fmul[.] & Floating Multiply & PowerPC & PPC opt. & A & 63 \\
\hline frsqrte[.] & \begin{tabular}{l} 
Floating \\
Reciprocal \\
Square Root \\
Estimate
\end{tabular} & \begin{tabular}{l} 
Floating \\
Multiply-Subtract
\end{tabular} & POWER family & A & 63 \\
\hline fms[.] & \begin{tabular}{l} 
Floating \\
Multiply-Subtract
\end{tabular} & PowerPC & X & 63 \\
\hline fnabs[.] & \begin{tabular}{l} 
Move to FPSCR \\
Field Immediate
\end{tabular} & com & Ploating Negative & com & Absolute Value
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline fabs[.] & \begin{tabular}{l} 
Floating Absolute \\
Value
\end{tabular} & com & X & 63 & 264 \\
\hline mffs[.] & \begin{tabular}{l} 
Move from \\
FPSCR
\end{tabular} & com & X & 63 & 583 \\
\hline mtfsf[.] & \begin{tabular}{l} 
Move to FPSCR \\
Fields
\end{tabular} & com & XFL & 63 & 711 \\
\hline
\end{tabular}

\section*{Appendix D. Instructions Common to POWER family, POWER2, and PowerPC}

Instructions Common to POWER family, POWER2, and PowerPC
\begin{tabular}{|c|c|c|c|c|}
\hline Mnemonic & Instruction & Format & Primary Op Code & Extended Op Code \\
\hline and[.] & AND & X & 31 & 28 \\
\hline andc[.] & AND with Complement & X & 31 & 60 \\
\hline \(\mathrm{b}[1][\mathrm{a}]\) & Branch & 1 & 18 & \\
\hline bc[l] [a] & Branch Conditional & B & 16 & \\
\hline cmp & Compare & X & 31 & 0 \\
\hline cmpi & Compare Immediate & D & 11 & \\
\hline cmpl & Compare Logical & X & 31 & 32 \\
\hline cmpli & Compare Logical Immediate & D & 10 & \\
\hline crand & Condition Register AND & XL & 19 & 257 \\
\hline crandc & Condition Register AND with Complement & XL & 19 & 129 \\
\hline creqv & Condition Register Equivalent & XL & 19 & 289 \\
\hline crnand & Condition Register NAND & XL & 19 & 225 \\
\hline crnor & Condition Register NOR & XL & 19 & 33 \\
\hline cror & Condition Register OR & XL & 19 & 449 \\
\hline crorc & Condition Register OR with Complement & XL & 19 & 417 \\
\hline crxor & Condition Register XOR & XL & 19 & 193 \\
\hline eciwx & External Control in Word Indexed & X & 31 & 310 \\
\hline ecowx & External Control out Word Indexed & X & 31 & 438 \\
\hline eqv[.] & Equivalent & X & 31 & 284 \\
\hline fabs[.] & Floating Absolute Value & X & 63 & 264 \\
\hline fcmpo & Floating Compare Ordered & X & 63 & 32 \\
\hline fcmpu & Floating Compare Unordered & XL & 63 & 0 \\
\hline fmr[.] & Floating Move Register & X & 63 & 72 \\
\hline fnabs[.] & Floating Negative Absolute Value & X & 63 & 136 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline fneg[.] & Floating Negate & X & 63 & 40 \\
\hline frsp[.] & Floating Round to Single Precision & X & 63 & 12 \\
\hline Ibz & Load Byte and Zero & D & 34 & \\
\hline Ibzu & Load Byte and Zero with Update & D & 35 & \\
\hline Ibzux & Load Byte and Zero with Update Indexed & X & 31 & 119 \\
\hline Ibzx & Load Byte and Zero Indexed & X & 31 & 87 \\
\hline Ifd & Load Floating-Point Double & D & 50 & \\
\hline Ifdu & Load Floating-Point Double with Update & D & 51 & \\
\hline Ifdux & Load Floating-Point Double with Update Indexed & X & 31 & 631 \\
\hline Ifdx & Load Floating-Point Double Indexed & X & 31 & 599 \\
\hline Ifs & Load Floating-Point Single & D & 48 & \\
\hline Ifsu & Load Floating-Point Single with Update & D & 49 & \\
\hline Ifsux & Load Floating-Point Single with Update Indexed & X & 31 & 567 \\
\hline Ifsx & Load Floating-Point Single Indexed & X & 31 & 535 \\
\hline Iha & Load Half Algebraic & D & 42 & \\
\hline Ihau & Load Half Algebraic with Update & D & 43 & \\
\hline Inaux & Load Half Algebraic with Update Indexed & X & 31 & 375 \\
\hline Ihax & Load Half Algebraic Indexed & X & 31 & 343 \\
\hline Ihbrx & Load Half Byte-Reversed Indexed & X & 31 & 790 \\
\hline Ihz & Load Half and Zero & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & D & 41 & \\
\hline Inzux & Load Half and Zero with Update Indexed & X & 31 & 331 \\
\hline Ihzx & Load Half and Zero Indexed & X & 31 & 279 \\
\hline mcrf & Move Condition Register Field & XL & 19 & 0 \\
\hline mcrfs & Move to Condition Register from FPSCR & X & 63 & 64 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline mcrxr & Move to Condition Register from XER & X & 31 & 512 \\
\hline mfcr & Move from Condition Register & X & 31 & 19 \\
\hline mffs[.] & Move from FPSCR & X & 63 & 583 \\
\hline mfmsr & Move from Machine State Register & X & 31 & 83 \\
\hline mfspr & Move from Special-Purpose Register & X & 31 & 339 \\
\hline mfsr & Move from Segment Register & X & 31 & 595 \\
\hline mtcrf & Move to Condition Register Fields & XFX & 31 & 144 \\
\hline mtfsb0[.] & Move to FPSCR Bit 0 & X & 63 & 70 \\
\hline mtfsb1[.] & Move to FPSCR Bit 1 & X & 63 & 38 \\
\hline mtfsf[.] & Move to FPSCR Fields & XFL & 63 & 711 \\
\hline mtfsfi[.] & Move to FPSCR Field Immediate & X & 63 & 134 \\
\hline mtmsr & Move to Machine State Register & X & 31 & 146 \\
\hline mtspr & Move to Special-Purpose Register & X & 31 & 467 \\
\hline mtsr & Move to Segment Register & X & 31 & 210 \\
\hline nand[.] & NAND & X & 31 & 476 \\
\hline neg[o][.] & Negate & XO & 31 & 104 \\
\hline nor[.] & NOR & X & 31 & 124 \\
\hline or[.] & OR & X & 31 & 444 \\
\hline orc[.] & OR with Complement & X & 31 & 412 \\
\hline rfi & Return from Interrupt & X & 19 & 50 \\
\hline si & Subtract Immediate & D & 12 & \\
\hline si. & Subtract Immediate and Record & D & 13 & \\
\hline stb & Store Byte & D & 38 & \\
\hline stbu & Store Byte with Update & D & 39 & \\
\hline stbux & Store Byte with Update Indexed & X & 31 & 247 \\
\hline stbx & Store Byte Indexed & X & 31 & 215 \\
\hline stfd & Store Floating-Point Double & D & 54 & \\
\hline stfdu & Store Floating-Point Double with Update & D & 55 & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline stfdux & \begin{tabular}{l} 
Store Floating-Point \\
Double with Update \\
Indexed
\end{tabular} & X & 31 & 759 \\
\hline stfdx & \begin{tabular}{l} 
Store Floating-Point \\
Double Indexed
\end{tabular} & X & 31 & 727 \\
\hline stfs & \begin{tabular}{l} 
Store Floating-Point \\
Single
\end{tabular} & D & 52 & \\
\hline stfsu & \begin{tabular}{l} 
Store Floating-Point \\
Single with Update
\end{tabular} & D & 53 & 695 \\
\hline stfsux & \begin{tabular}{l} 
Store Floating-Point \\
Single with Update \\
Indexed
\end{tabular} & X & 31 & 663 \\
\hline stfsx & \begin{tabular}{l} 
Store Floating-Point \\
Single Indexed
\end{tabular} & X & 31 & 918 \\
\hline sth & Store Half & D & X & 41 \\
\hline sthbrx & \begin{tabular}{l} 
Store Half \\
Byte-Reverse Indexed
\end{tabular} & \begin{tabular}{l} 
Store Half with \\
Update
\end{tabular} & D & 31 \\
\hline sthu & \begin{tabular}{l} 
Store Half with \\
Update Indexed
\end{tabular} & X & 31 & 439 \\
\hline sthux & Store Half Indexed & X & X & 316 \\
\hline sthx & XOR & & & \\
\hline xor[.] & & & & \\
\hline
\end{tabular}

\section*{Appendix E. POWER family and POWER2 Instructions}

In the following POWER family and POWER2 Instructions table, Instructions that are supported only in POWER2 implementations are indicated by "POWER2" in the POWER2 Only column:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{POWER family and POWER2 Instructions} \\
\hline Mnemonic & Instruction & POWER2 Only & Format & Primary Op Code & Extended Op Code \\
\hline a[o][.] & Add Carrying & & XO & 31 & 10 \\
\hline abs[o][.] & Absolute & & XO & 31 & 360 \\
\hline ae[o][.] & Add Extended & & XO & 31 & 138 \\
\hline ai & Add Immediate & & D & 12 & \\
\hline ai. & Add Immediate and Record & & D & 13 & \\
\hline ame[o][.] & Add to Minus One Extended & & XO & 31 & 234 \\
\hline and[.] & AND & & X & 31 & 28 \\
\hline andc[.] & AND with Complement & & X & 31 & 60 \\
\hline andil. & AND Immediate Lower & & D & 28 & \\
\hline andiu. & AND Immediate Upper & & D & 29 & \\
\hline aze[o][.] & Add to Zero Extended & & XO & 31 & 202 \\
\hline \(\mathrm{b}[1][\mathrm{a}]\) & Branch & & 1 & 18 & \\
\hline bc[I][a] & Branch Conditional & & B & 16 & \\
\hline bcc[1] & Branch Conditional to Count Register & & XL & 19 & 528 \\
\hline bcr[1] & Branch Conditional Register & & XL & 19 & 16 \\
\hline cal & Compute Address Lower & & D & 14 & \\
\hline cau & Compute Address Upper & & D & 15 & \\
\hline cax[o][.] & Compute Address & & XO & 31 & 266 \\
\hline clcs & Cache Line Compute Size & & X & 31 & 531 \\
\hline clf & Cache Line Flush & & X & 31 & 118 \\
\hline cli & Cache Line Invalidate & & X & 31 & 502 \\
\hline cmp & Compare & & X & 31 & 0 \\
\hline cmpi & Compare Immediate & & D & 11 & \\
\hline cmpl & Compare Logical & & X & 31 & 32 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline cmpli & Compare Logical Immediate & D & 10 & \\
\hline cntIz[.] & Count Leading Zeros & X & 31 & 26 \\
\hline crand & Condition Register AND & XL & 19 & 257 \\
\hline crandc & \begin{tabular}{l}
Condition \\
Register AND with Complement
\end{tabular} & XL & 19 & 129 \\
\hline creqv & Condition Register Equivalent & XL & 19 & 289 \\
\hline crnand & Condition Register NAND & XL & 19 & 225 \\
\hline crnor & Condition Register NOR & XL & 19 & 33 \\
\hline cror & Condition Register OR & XL & 19 & 449 \\
\hline crorc & Condition Register OR with Complement & XL & 19 & 417 \\
\hline crxor & Condition Register XOR & XL & 19 & 193 \\
\hline dclst & Data Cache Line Store & X & 31 & 630 \\
\hline dclz & Data Cache Line Set to Zero & X & 31 & 1014 \\
\hline dcs & Data Cache Synchronize & X & 31 & 598 \\
\hline div[0][.] & Divide & XO & 31 & 331 \\
\hline divs[o][.] & Divide Short & XO & 31 & 363 \\
\hline doz[o][.] & Difference or Zero & XO & 31 & 264 \\
\hline dozi & Difference or Zero Immediate & D & 09 & \\
\hline eciwx & External Control in Word Indexed & X & 31 & 310 \\
\hline ecowx & External Control out Word Indexed & X & 31 & 438 \\
\hline eqv[.] & Equivalent & X & 31 & 284 \\
\hline exts[.] & Extend Sign & X & 31 & 922 \\
\hline fa[.] & Floating Add & A & 63 & 21 \\
\hline fabs[.] & Floating Absolute Value & X & 63 & 264 \\
\hline fcir[.] & Floating Convert to Integer Word & X & 63 & 14 \\
\hline fcirz[.] & Floating Convert to Integer Word with Round to Zero & X & 63 & 15 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline fcmpo & Floating Compare Ordered & & X & 63 & 32 \\
\hline fcmpu & Floating Compare Unordered & & XL & 63 & 0 \\
\hline fd[.] & Floating Divide & & A & 63 & 18 \\
\hline fm [.] & Floating Multiply & & A & 63 & 25 \\
\hline fma[.] & Floating Multiply-Add & & A & 63 & 29 \\
\hline fmr[.] & Floating Move Register & & X & 63 & 72 \\
\hline fms[.] & Floating Multiply-Subtract & & A & 63 & 28 \\
\hline fnabs[.] & Floating Negative Absolute Value & & X & 63 & 136 \\
\hline fneg[.] & Floating Negate & & X & 63 & 40 \\
\hline fnma[.] & Floating Negative Multiply-Add & & A & 63 & 31 \\
\hline fnms[.] & Floating Negative Multiply-Subtract & & A & 63 & 30 \\
\hline frsp[.] & Floating Round to Single Precision & & X & 63 & 12 \\
\hline fs[.] & Floating Subtract & & A & 63 & 20 \\
\hline fsqrt[.] & Floating Square Root & POWER2 & A & 63 & 22 \\
\hline ics & Instruction Cache Synchronize & & X & 19 & 150 \\
\hline I & Load & & D & 32 & \\
\hline Ibrx & Load Byte-Reversed Indexed & & X & 31 & 534 \\
\hline Ibz & Load Byte and Zero & & D & 34 & \\
\hline Ibzu & Load Byte and Zero with Update & & D & 35 & \\
\hline Ibzux & Load Byte and Zero with Update Indexed & & X & 31 & 119 \\
\hline lbzx & Load Byte and Zero Indexed & & X & 31 & 87 \\
\hline Ifd & Load Floating-Point Double & & D & 50 & \\
\hline Ifdu & Load Floating-Point Double with Update & & D & 51 & \\
\hline Ifdux & Load Floating-Point Double with Update Indexed & & X & 31 & 631 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Ifdx & \begin{tabular}{l}
Load \\
Floating-Point Double Indexed
\end{tabular} & & X & 31 & 599 \\
\hline Ifq & \begin{tabular}{l}
Load \\
Floating-Point Quad
\end{tabular} & POWER2 & D & 56 & \\
\hline Ifqu & \begin{tabular}{l}
Load \\
Floating-Point Quad with Update
\end{tabular} & POWER2 & D & 57 & \\
\hline Ifqux & \begin{tabular}{l}
Load \\
Floating-Point Quad with Update Indexed
\end{tabular} & POWER2 & X & 31 & 823 \\
\hline Ifqx & \begin{tabular}{l}
Load \\
Floating-Point Quad Indexed
\end{tabular} & POWER2 & X & 31 & 791 \\
\hline Ifs & \begin{tabular}{l}
Load \\
Floating-Point Single
\end{tabular} & & D & 48 & \\
\hline Ifsu & \begin{tabular}{l}
Load \\
Floating-Point Single with Update
\end{tabular} & & D & 49 & \\
\hline Ifsux & \begin{tabular}{l}
Load \\
Floating-Point Single with Update Indexed
\end{tabular} & & X & 31 & 567 \\
\hline Ifsx & \begin{tabular}{l}
Load \\
Floating-Point \\
Single Indexed
\end{tabular} & & X & 31 & 535 \\
\hline Ina & Load Half Algebraic & & D & 42 & \\
\hline Ihau & Load Half Algebraic with Update & & D & 43 & \\
\hline Ihaux & \begin{tabular}{l}
Load Half \\
Algebraic with Update Indexed
\end{tabular} & & X & 31 & 375 \\
\hline Ihax & \begin{tabular}{l}
Load Half \\
Algebraic Indexed
\end{tabular} & & X & 31 & 343 \\
\hline Ihbrx & Load Half Byte-Reversed Indexed & & X & 31 & 790 \\
\hline Ihz & Load Half and Zero & & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & & D & 41 & \\
\hline Ihzux & Load Half and Zero with Update Indexed & & X & 31 & 331 \\
\hline Ihzx & Load Half and Zero Indexed & & X & 31 & 279 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Im & Load Multiple & & D & 46 & \\
\hline Iscbx & Load String and Compare Byte Indexed & & X & 31 & 277 \\
\hline Isi & Load String Immediate & & X & 31 & 597 \\
\hline Isx & Load String Indexed & & X & 31 & 533 \\
\hline lu & Load with Update & & D & 33 & \\
\hline lux & Load with Update Indexed & & X & 31 & 55 \\
\hline Ix & Load Indexed & & X & 31 & 23 \\
\hline maskg[.] & Mask Generate & & X & 31 & 29 \\
\hline maskir[.] & Mask Insert from Register & & X & 31 & 541 \\
\hline mcrf & Move Condition Register Field & & XL & 19 & 0 \\
\hline mcrfs & Move to Condition Register from FPSCR & & X & 63 & 64 \\
\hline mcrxr & Move to Condition Register from XER & & X & 31 & 512 \\
\hline mfcr & Move from Condition Register & & X & 31 & 19 \\
\hline mffs[.] & Move from FPSCR & & X & 63 & 583 \\
\hline mfmsr & Move from Machine State Register & & X & 31 & 83 \\
\hline mfspr & Move from Special-Purpose Register & & X & 31 & 339 \\
\hline mfsr & Move from Segment Register & & X & 31 & 595 \\
\hline mfsri & Move from Segment Register Indirect & & X & 31 & 627 \\
\hline mtcrf & Move to Condition Register Fields & & XFX & 31 & 144 \\
\hline mtfsbO[.] & Move to FPSCR Bit 0 & & X & 63 & 70 \\
\hline mtfsb1[.] & Move to FPSCR Bit 1 & & X & 63 & 38 \\
\hline mtfsf[.] & Move to FPSCR Fields & & XFL & 63 & 711 \\
\hline mtfsfi[.] & Move to FPSCR Field Immediate & & X & 63 & 134 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline mtmsr & Move to Machine State Register & X & 31 & 146 \\
\hline mtspr & Move to Special-Purpose Register & X & 31 & 467 \\
\hline mtsr & Move to Segment Register & X & 31 & 210 \\
\hline mtsri & Move to Segment Register Indirect & X & 31 & 242 \\
\hline mul[0][.] & Multiply & XO & 31 & 107 \\
\hline muli & Multiply Immediate & D & 07 & \\
\hline muls[o][.] & Multiply Short & XO & 31 & 235 \\
\hline nabs[0][.] & Negative Absolute & XO & 31 & 488 \\
\hline nand[.] & NAND & X & 31 & 476 \\
\hline neg[o][.] & Negate & XO & 31 & 104 \\
\hline nor[.] & NOR & X & 31 & 124 \\
\hline or[.] & OR & X & 31 & 444 \\
\hline orc[.] & OR with Complement & X & 31 & 412 \\
\hline oril & OR Immediate Lower & D & 24 & \\
\hline oriu & OR Immediate Upper & D & 25 & \\
\hline rac[.] & Real Address Compute & X & 31 & 818 \\
\hline rfi & Return from Interrupt & X & 19 & 50 \\
\hline rfsvc & Return from SVC & X & 19 & 82 \\
\hline rlimi[.] & Rotate Left Immediate then Mask Insert & M & 20 & \\
\hline rlinm[.] & Rotate Left Immediate then AND with Mask & M & 21 & \\
\hline rlmi[.] & Rotate Left then Mask Insert & M & 22 & \\
\hline rlnm[.] & Rotate Left then AND with Mask & M & 23 & \\
\hline rrib[.] & Rotate Right and Insert Bit & X & 31 & 537 \\
\hline sf[o][.] & Subtract from & XO & 31 & 08 \\
\hline sfe[o][.] & Subtract from Extended & XO & 31 & 136 \\
\hline sfi & Subtract from Immediate & D & 08 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline sfme[o][.] & Subtract from Minus One Extended & XO & 31 & 232 \\
\hline sfze[o][.] & Subtract from Zero Extended & XO & 31 & 200 \\
\hline si & Subtract Immediate & D & 12 & \\
\hline si. & Subtract Immediate and Record & D & 13 & \\
\hline sI[.] & Shift Left & X & 31 & 24 \\
\hline sle[.] & Shift Left Extended & X & 31 & 153 \\
\hline sleq[.] & Shift Left Extended with MQ & X & 31 & 217 \\
\hline sliq[.] & Shift Left Immediate with MQ & X & 31 & 184 \\
\hline slliq[.] & Shift Left Long Immediate with MQ & X & 31 & 248 \\
\hline sllq[.] & Shift Left Long with MQ & X & 31 & 216 \\
\hline slq[.] & Shift Left with MQ & X & 31 & 152 \\
\hline sr[.] & Shift Right & X & 31 & 536 \\
\hline sra[.] & Shift Right Algebraic & X & 31 & 792 \\
\hline srai[.] & Shift Right Algebraic Immediate & X & 31 & 824 \\
\hline sraiq[.] & Shift Right Algebraic Immediate with MQ & X & 31 & 952 \\
\hline sraq[.] & \begin{tabular}{l}
Shift Right \\
Algebraic with MQ
\end{tabular} & X & 31 & 920 \\
\hline sre[.] & Shift Right Extended & X & 31 & 665 \\
\hline srea[.] & \begin{tabular}{l}
Shift Right \\
Extended \\
Algebraic
\end{tabular} & X & 31 & 921 \\
\hline sreq[.] & \begin{tabular}{l}
Shift Right \\
Extended with MQ
\end{tabular} & X & 31 & 729 \\
\hline sriq[.] & \begin{tabular}{l}
Shift Right \\
Immediate with MQ
\end{tabular} & X & 31 & 696 \\
\hline srliq[.] & Shift Right Long Immediate with MQ & X & 31 & 760 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline srlq[.] & Shift Right Long with MQ & & X & 31 & 728 \\
\hline srq[.] & Shift RIght with MQ & & X & 31 & 664 \\
\hline st & Store & & D & 36 & \\
\hline stb & Store Byte & & D & 38 & \\
\hline stbrx & \begin{tabular}{l}
Store \\
Byte-Reversed Indexed
\end{tabular} & & X & 31 & 662 \\
\hline stbu & Store Byte with Update & & D & 39 & \\
\hline stbux & Store Byte with Update Indexed & & X & 31 & 247 \\
\hline stbx & Store Byte Indexed & & X & 31 & 215 \\
\hline stfd & \begin{tabular}{l}
Store \\
Floating-Point Double
\end{tabular} & & D & 54 & \\
\hline stfdu & \begin{tabular}{l}
Store \\
Floating-Point Double with Update
\end{tabular} & & D & 55 & \\
\hline stfdux & \begin{tabular}{l}
Store \\
Floating-Point Double with Update Indexed
\end{tabular} & & X & 31 & 759 \\
\hline stfdx & \begin{tabular}{l}
Store \\
Floating-Point Double Indexed
\end{tabular} & & X & 31 & 727 \\
\hline stfq & \begin{tabular}{l}
Store \\
Floating-Point Quad
\end{tabular} & POWER2 & DS & 60 & \\
\hline stfqu & Store Floating-Point Quad with Update & POWER2 & DS & 61 & \\
\hline stfqux & \begin{tabular}{l}
Store \\
Floating-Point Quad with Update Indexed
\end{tabular} & POWER2 & X & 31 & 951 \\
\hline stfqx & Store Floating-Point Quad Indexed & POWER2 & X & 31 & 919 \\
\hline stfs & \begin{tabular}{l}
Store \\
Floating-Point Single
\end{tabular} & & D & 52 & \\
\hline stfsu & \begin{tabular}{l}
Store \\
Floating-Point Single with Update
\end{tabular} & & D & 53 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline stfsux & \begin{tabular}{l}
Store \\
Floating-Point Single with Update Indexed
\end{tabular} & & X & 31 & 695 \\
\hline stfsx & \begin{tabular}{l}
Store \\
Floating-Point Single Indexed
\end{tabular} & & X & 31 & 663 \\
\hline sth & Store Half & & D & 44 & \\
\hline sthbrx & Store Half Byte-Reverse Indexed & & X & 31 & 918 \\
\hline sthu & Store Half with Update & & D & 45 & \\
\hline sthux & Store Half with Update Indexed & & X & 31 & 439 \\
\hline sthx & Store Half Indexed & & X & 31 & 407 \\
\hline stm & Store Multiple & & D & 47 & \\
\hline stsi & Store String Immediate & & X & 31 & 725 \\
\hline stsx & Store String Indexed & & X & 31 & 661 \\
\hline stu & Store with Update & & D & 37 & \\
\hline stux & Store with Update Indexed & & X & 31 & 183 \\
\hline stx & Store Indexed & & X & 31 & 151 \\
\hline svc[1][a] & Supervisor Call & & SC & 17 & \\
\hline t & Trap & & X & 31 & 04 \\
\hline ti & Trap Immediate & & D & 03 & \\
\hline tlbi & Translation Look-aside Buffer Invalidate Entry & & X & 31 & 306 \\
\hline xor[.] & XOR & & X & 31 & 316 \\
\hline xoril & XOR Immediate Lower & & D & 26 & \\
\hline xoriu & XOR Immediate Upper & & D & 27 & \\
\hline
\end{tabular}

\section*{Appendix F. PowerPC Instructions}

\section*{PowerPC Instructions}
\begin{tabular}{|c|c|c|c|c|}
\hline Mnemonic & Instruction & Format & Primary Op Code & Extended Op Code \\
\hline add[0][.] & Add & XO & 31 & 266 \\
\hline addc[o][.] & Add Carrying & XO & 31 & 10 \\
\hline adde[0][.] & Add Extended & XO & 31 & 138 \\
\hline addi & Add Immediate & D & 14 & \\
\hline addic & Add Immediate Carrying & D & 12 & \\
\hline addic. & Add Immediate Carrying and Record & D & 13 & \\
\hline addis & Add Immediate Shifted & D & 15 & \\
\hline addme[o][.] & Add to Minus One Extended & XO & 31 & 234 \\
\hline addze[o][.] & Add to Zero Extended & XO & 31 & 202 \\
\hline and[.] & AND & X & 31 & 28 \\
\hline andc[.] & AND with Complement & X & 31 & 60 \\
\hline andi. & AND Immediate & D & 28 & \\
\hline andis. & AND Immediate Shifted & D & 29 & \\
\hline \(\mathrm{b}[1][\mathrm{a}]\) & Branch & I & 18 & \\
\hline bc[1][a] & Branch Conditional & B & 16 & \\
\hline bcctr[l] & Branch Conditional to Count Register & XL & 19 & 528 \\
\hline bclr[l] & Branch Conditional Link Register & XL & 19 & 16 \\
\hline cmp & Compare & X & 31 & 0 \\
\hline cmpi & Compare Immediate & D & 11 & \\
\hline cmpl & Compare Logical & X & 31 & 32 \\
\hline cmpli & Compare Logical Immediate & D & 10 & \\
\hline cntlzw[.] & Count Leading Zeros Word & X & 31 & 26 \\
\hline crand & Condition Register AND & XL & 19 & 257 \\
\hline crandc & Condition Register AND with Complement & XL & 19 & 129 \\
\hline creqv & Condition Register Equivalent & XL & 19 & 289 \\
\hline crnand & Condition Register NAND & XL & 19 & 225 \\
\hline crnor & Condition Register NOR & XL & 19 & 33 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline cror & \begin{tabular}{l} 
Condition Register \\
OR
\end{tabular} & XL & 19 & 449 \\
\hline crorc & \begin{tabular}{l} 
Condition Register \\
OR with Complement
\end{tabular} & XL & 19 & 417 \\
\hline crxor & \begin{tabular}{l} 
Condition Register \\
XOR
\end{tabular} & XL & 19 & 193 \\
\hline dcbf & \begin{tabular}{l} 
Data Cache Block \\
Flush
\end{tabular} & X & 31 & 86 \\
\hline dcbi & \begin{tabular}{l} 
Data Cache Block \\
Invalidate
\end{tabular} & X & 31 & 470 \\
\hline dcbst & \begin{tabular}{l} 
Data Cache Block \\
Store
\end{tabular} & X & X & X
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline fmr[.] & \begin{tabular}{l} 
Floating Move \\
Register
\end{tabular} & X & 63 & 72 \\
\hline fmsub[.] & \begin{tabular}{l} 
Floating \\
Multiply-Subtract
\end{tabular} & A & 63 & 28 \\
\hline fmsubs[.] & \begin{tabular}{l} 
Floating \\
Multiply-Subtract \\
Single
\end{tabular} & A & 59 & 28 \\
\hline fmul[.] & Floating Multiply & A & 63 & 25 \\
\hline fmuls[.] & \begin{tabular}{l} 
Floating Multiply \\
Single
\end{tabular} & A & 59 & 25 \\
\hline fnabs[.] & \begin{tabular}{l} 
Floating Negative \\
Absolute Value
\end{tabular} & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Ifdu & Load Floating-Point Double with Update & D & 51 & \\
\hline Ifdux & Load Floating-Point Double with Update Indexed & X & 31 & 631 \\
\hline Ifdx & Load Floating-Point Double Indexed & X & 31 & 599 \\
\hline Ifs & Load Floating-Point Single & D & 48 & \\
\hline Ifsu & Load Floating-Point Single with Update & D & 49 & \\
\hline Ifsux & Load Floating-Point Single with Update Indexed & X & 31 & 567 \\
\hline Ifsx & Load Floating-Point Single Indexed & X & 31 & 535 \\
\hline Ina & Load Half Algebraic & D & 42 & \\
\hline Ihau & Load Half Algebraic with Update & D & 43 & \\
\hline Ihaux & Load Half Algebraic with Update Indexed & X & 31 & 375 \\
\hline Ihax & Load Half Algebraic Indexed & X & 31 & 343 \\
\hline Ihbrx & Load Half Byte-Reversed Indexed & X & 31 & 790 \\
\hline Ihz & Load Half and Zero & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & D & 41 & \\
\hline Ihzux & Load Half and Zero with Update Indexed & X & 31 & 331 \\
\hline Ihzx & Load Half and Zero Indexed & X & 31 & 279 \\
\hline Imw & Load Multiple Word & D & 46 & \\
\hline Iswi & Load String Word Immediate & X & 31 & 597 \\
\hline Iswx & Load String Word Indexed & X & 31 & 533 \\
\hline Iwarx & Load Word and Reserve Indexed & X & 31 & 20 \\
\hline Iwbrx & Load Word Byte-Reversed Indexed & X & 31 & 534 \\
\hline Iwz & Load Word and Zero & D & 32 & \\
\hline Iwzu & Load Word with Zero Update & D & 33 & \\
\hline Iwzux & Load Word and Zero with Update Indexed & X & 31 & 55 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline Iwzx & \begin{tabular}{l} 
Load Word and Zero \\
Indexed
\end{tabular} & X & 31 & 23 \\
\hline mcrf & \begin{tabular}{l} 
Move Condition \\
Register Field
\end{tabular} & XL & 19 & 0 \\
\hline mcrfs & \begin{tabular}{l} 
Move to Condition \\
Register from FPSCR
\end{tabular} & X & 63 & 64 \\
\hline mcrxr & \begin{tabular}{l} 
Move to Condition \\
Register from XER
\end{tabular} & X & 31 & 512 \\
\hline mfcr & \begin{tabular}{l} 
Move from Condition \\
Register
\end{tabular} & X & 31 & 19 \\
\hline mffs[.] & Move from FPSCR & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline ori & OR Immediate & D & 24 & \\
\hline oris & OR Immediate Shifted & D & 25 & \\
\hline rfi & Return from Interrupt & X & 19 & 50 \\
\hline rlwimi[.] & Rotate Left Word Immediate then Mask Insert & M & 20 & \\
\hline rlwinm[.] & Rotate Left Word Immediate then AND with Mask & M & 21 & \\
\hline rlwnm[.] & Rotate Left Word then AND with Mask & M & 23 & \\
\hline sc & System Call & SC & 17 & \\
\hline si & Subtract Immediate & D & 12 & \\
\hline si. & Subtract Immediate and Record & D & 13 & \\
\hline slw[.] & Shift Left Word & X & 31 & 24 \\
\hline sraw[.] & Shift Right Algebraic Word & X & 31 & 792 \\
\hline srawi[.] & Shift Right Algebraic Word Immediate & X & 31 & 824 \\
\hline srw[.] & Shift Right Word & X & 31 & 536 \\
\hline stb & Store Byte & D & 38 & \\
\hline stbu & Store Byte with Update & D & 39 & \\
\hline stbux & Store Byte with Update Indexed & X & 31 & 247 \\
\hline stbx & Store Byte Indexed & X & 31 & 215 \\
\hline stfd & Store Floating-Point Double & D & 54 & \\
\hline stfdu & Store Floating-Point Double with Update & D & 55 & \\
\hline stfdux & Store Floating-Point Double with Update Indexed & X & 31 & 759 \\
\hline stfdx & Store Floating-Point Double Indexed & X & 31 & 727 \\
\hline stfiwx & Store Floating-Point as Integer Word Indexed (optional) & X & 31 & 983 \\
\hline stfs & Store Floating-Point Single & D & 52 & \\
\hline stfsu & Store Floating-Point Single with Update & D & 53 & \\
\hline stfsux & Store Floating-Point Single with Update Indexed & X & 31 & 695 \\
\hline stfsx & Store Floating-Point Single Indexed & X & 31 & 663 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline sth & Store Half & D & 44 & \\
\hline sthbrx & \begin{tabular}{l} 
Store Half \\
Byte-Reverse Indexed
\end{tabular} & X & 31 & 918 \\
\hline sthu & \begin{tabular}{l} 
Store Half with \\
Update
\end{tabular} & D & 45 & \\
\hline sthux & \begin{tabular}{l} 
Store Half with \\
Update Indexed
\end{tabular} & X & 31 & 439 \\
\hline sthx & Store Half Indexed & X & 31 & 407 \\
\hline stmw & Store Multiple Word & D & X & X
\end{tabular}

\section*{Appendix G. PowerPC 601 RISC Microprocessor Instructions}

PowerPC 601 RISC Microprocessor Instructions
\begin{tabular}{|c|c|c|c|c|}
\hline Mnemonic & Instruction & Format & Primary Op Code & Extended Op Code \\
\hline a[o][.] & Add Carrying & XO & 31 & 10 \\
\hline abs[o][.] & Absolute & XO & 31 & 360 \\
\hline add[0][.] & Add & XO & 31 & 266 \\
\hline addc[0][.] & Add Carrying & XO & 31 & 10 \\
\hline adde[0][.] & Add Extended & XO & 31 & 138 \\
\hline addi & Add Immediate & D & 14 & \\
\hline addic & Add Immediate Carrying & D & 12 & \\
\hline addic. & Add Immediate Carrying and Record & D & 13 & \\
\hline addis & Add Immediate Shifted & D & 15 & \\
\hline addme[o][.] & Add to Minus One Extended & XO & 31 & 234 \\
\hline addze[o][.] & Add to Zero Extended & XO & 31 & 202 \\
\hline ae[o][.] & Add Extended & XO & 31 & 138 \\
\hline ai & Add Immediate & D & 12 & \\
\hline ai. & Add Immediate and Record & D & 13 & \\
\hline ame[o][.] & Add to Minus One Extended & XO & 31 & 234 \\
\hline and[.] & AND & X & 31 & 28 \\
\hline andc[.] & AND with Complement & X & 31 & 60 \\
\hline andi. & AND Immediate & D & 28 & \\
\hline andil. & AND Immediate Lower & D & 28 & \\
\hline andis. & AND Immediate Shifted & D & 29 & \\
\hline andiu. & AND Immediate Upper & D & 29 & \\
\hline aze[o][.] & Add to Zero Extended & XO & 31 & 202 \\
\hline \(\mathrm{b}[1][\mathrm{a}]\) & Branch & I & 18 & \\
\hline bc[1][a] & Branch Conditional & B & 16 & \\
\hline bcc[l] & Branch Conditional to Count Register & XL & 19 & 528 \\
\hline bcctr[l] & Branch Conditional to Count Register & XL & 19 & 528 \\
\hline bclr[1] & Branch Conditional Link Register & XL & 19 & 16 \\
\hline bcr[l] & Branch Conditional Register & XL & 19 & 16 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline cal & Compute Address Lower & D & 14 & \\
\hline cau & Compute Address Upper & D & 15 & \\
\hline cax[o][.] & Compute Address & XO & 31 & 266 \\
\hline clcs & Cache Line Compute Size & X & 31 & 531 \\
\hline cmp & Compare & X & 31 & 0 \\
\hline cmpi & Compare Immediate & D & 11 & \\
\hline cmpl & Compare Logical & X & 31 & 32 \\
\hline cmpli & Compare Logical Immediate & D & 10 & \\
\hline cntlz[.] & Count Leading Zeros & X & 31 & 26 \\
\hline cntlzw[.] & Count Leading Zeros Word & X & 31 & 26 \\
\hline crand & Condition Register AND & XL & 19 & 257 \\
\hline crandc & Condition Register AND with Complement & XL & 19 & 129 \\
\hline creqv & Condition Register Equivalent & XL & 19 & 289 \\
\hline crnand & Condition Register NAND & XL & 19 & 225 \\
\hline crnor & Condition Register NOR & XL & 19 & 33 \\
\hline cror & Condition Register OR & XL & 19 & 449 \\
\hline crorc & Condition Register OR with Complement & XL & 19 & 417 \\
\hline crxor & Condition Register XOR & XL & 19 & 193 \\
\hline dcbf & Data Cache Block Flush & X & 31 & 86 \\
\hline dcbi & Data Cache Block Invalidate & X & 31 & 470 \\
\hline dcbst & Data Cache Block Store & X & 31 & 54 \\
\hline dcbt & Data Cache Block Touch & X & 31 & 278 \\
\hline dcbtst & Data Cache Block Touch for Store & X & 31 & 246 \\
\hline dcbz & Data Cache Block Set to Zero & X & 31 & 1014 \\
\hline dcs & Data Cache Synchronize & X & 31 & 598 \\
\hline div[o][.] & Divide & XO & 31 & 331 \\
\hline divs[o][.] & Divide Short & XO & 31 & 363 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline divw[0][.] & Divide Word & XO & 31 & 491 \\
\hline divwu[o][.] & \begin{tabular}{l} 
Divide Word \\
Unsigned
\end{tabular} & XO & 31 & 459 \\
\hline doz[o][.] & Difference or Zero & XO & 31 & 264 \\
\hline dozi & \begin{tabular}{l} 
Difference or Zero \\
Immediate
\end{tabular} & D & 09 & 310 \\
\hline eciwx & \begin{tabular}{l} 
External Control in \\
Word Indexed
\end{tabular} & X & 31 & 29 \\
\hline ecowx & \begin{tabular}{l} 
External Control out \\
Word Indexed
\end{tabular} & X & 31 & 438 \\
\hline eieio & \begin{tabular}{l} 
Enforce In-order \\
Execution of I/O
\end{tabular} & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline fmsub[.] & Floating Multiply-Subtract & A & 63 & 28 \\
\hline fmsubs[.] & Floating Multiply-Subtract Single & A & 59 & 28 \\
\hline fmul[.] & Floating Multiply & A & 63 & 25 \\
\hline fmuls[.] & Floating Multiply Single & A & 59 & 25 \\
\hline fnabs[.] & Floating Negative Absolute Value & X & 63 & 136 \\
\hline fneg[.] & Floating Negate & X & 63 & 40 \\
\hline fnma[.] & Floating Negative Multiply-Add & A & 63 & 31 \\
\hline fnmadd[.] & Floating Negative Multiply-Add & A & 63 & 31 \\
\hline fnmadds[.] & Floating Negative Multiply-Add Single & A & 59 & 31 \\
\hline fnms[.] & Floating Negative Multiply-Subtract & A & 63 & 30 \\
\hline fnmsub[.] & Floating Negative Multiply-Subtract & A & 63 & 30 \\
\hline fnmsubs[.] & Floating Negative Multiply-Subtract Single & A & 59 & 30 \\
\hline frsp[.] & Floating Round to Single Precision & X & 63 & 12 \\
\hline fs[.] & Floating Subtract & A & 63 & 20 \\
\hline fsub[.] & Floating Subtract & A & 63 & 20 \\
\hline fsubs[.] & Floating Subtract Single & A & 59 & 20 \\
\hline icbi & Instruction Cache Block Invalidate & X & 31 & 982 \\
\hline ics & Instruction Cache Synchronize & X & 19 & 150 \\
\hline isync & Instruction Synchronize & X & 19 & 150 \\
\hline 1 & Load & D & 32 & \\
\hline Ibrx & Load Byte-Reversed Indexed & X & 31 & 534 \\
\hline Ibz & Load Byte and Zero & D & 34 & \\
\hline Ibzu & Load Byte and Zero with Update & D & 35 & \\
\hline Ibzux & Load Byte and Zero with Update Indexed & X & 31 & 119 \\
\hline Ibzx & Load Byte and Zero Indexed & X & 31 & 87 \\
\hline Ifd & Load Floating-Point Double & D & 50 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Ifdu & Load Floating-Point Double with Update & D & 51 & \\
\hline Ifdux & Load Floating-Point Double with Update Indexed & X & 31 & 631 \\
\hline Ifdx & Load Floating-Point Double Indexed & X & 31 & 599 \\
\hline Ifs & Load Floating-Point Single & D & 48 & \\
\hline Ifsu & Load Floating-Point Single with Update & D & 49 & \\
\hline Ifsux & Load Floating-Point Single with Update Indexed & X & 31 & 567 \\
\hline Ifsx & Load Floating-Point Single Indexed & X & 31 & 535 \\
\hline Iha & Load Half Algebraic & D & 42 & \\
\hline Ihau & Load Half Algebraic with Update & D & 43 & \\
\hline Ihaux & Load Half Algebraic with Update Indexed & X & 31 & 375 \\
\hline Ihax & Load Half Algebraic Indexed & X & 31 & 343 \\
\hline Ihbrx & Load Half Byte-Reversed Indexed & X & 31 & 790 \\
\hline Ihz & Load Half and Zero & D & 40 & \\
\hline Ihzu & Load Half and Zero with Update & D & 41 & \\
\hline Ihzux & Load Half and Zero with Update Indexed & X & 31 & 331 \\
\hline Ihzx & Load Half and Zero Indexed & X & 31 & 279 \\
\hline Im & Load Multiple & D & 46 & \\
\hline Imw & Load Multiple Word & D & 46 & \\
\hline Iscbx & Load String and Compare Byte Indexed & X & 31 & 277 \\
\hline Isi & Load String Immediate & X & 31 & 597 \\
\hline Iswi & Load String Word Immediate & X & 31 & 597 \\
\hline Iswx & Load String Word Indexed & X & 31 & 533 \\
\hline Isx & Load String Indexed & X & 31 & 533 \\
\hline lu & Load with Update & D & 33 & \\
\hline lux & Load with Update Indexed & X & 31 & 55 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Iwarx & Load Word and Reserve Indexed & X & 31 & 20 \\
\hline Iwbrx & Load Word Byte-Reversed Indexed & X & 31 & 534 \\
\hline Iwz & Load Word and Zero & D & 32 & \\
\hline Iwzu & Load Word with Zero Update & D & 33 & \\
\hline Iwzux & Load Word and Zero with Update Indexed & X & 31 & 55 \\
\hline Iwzx & Load Word and Zero Indexed & X & 31 & 23 \\
\hline Ix & Load Indexed & X & 31 & 23 \\
\hline maskg[.] & Mask Generate & X & 31 & 29 \\
\hline maskir[.] & Mask Insert from Register & X & 31 & 541 \\
\hline mcrf & Move Condition Register Field & XL & 19 & 0 \\
\hline mcrfs & Move to Condition Register from FPSCR & X & 63 & 64 \\
\hline mcrxr & Move to Condition Register from XER & X & 31 & 512 \\
\hline mfcr & Move from Condition Register & X & 31 & 19 \\
\hline mffs[.] & Move from FPSCR & X & 63 & 583 \\
\hline mfmsr & Move from Machine State Register & X & 31 & 83 \\
\hline mfspr & Move from Special-Purpose Register & X & 31 & 339 \\
\hline mfsr & Move from Segment Register & X & 31 & 595 \\
\hline mfsrin & Move from Segment Register Indirect & X & 31 & 659 \\
\hline mtcrf & Move to Condition Register Fields & XFX & 31 & 144 \\
\hline mtfsbO[.] & Move to FPSCR Bit 0 & X & 63 & 70 \\
\hline mtfsb1[.] & Move to FPSCR Bit 1 & X & 63 & 38 \\
\hline mtfsf[.] & Move to FPSCR Fields & XFL & 63 & 711 \\
\hline mtfsfi[.] & Move to FPSCR Field Immediate & X & 63 & 134 \\
\hline mtmsr & Move to Machine State Register & X & 31 & 146 \\
\hline mtspr & Move to Special-Purpose Register & X & 31 & 467 \\
\hline mtsr & Move to Segment Register & X & 31 & 210 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline mtsri & Move to Segment Register Indirect & X & 31 & 242 \\
\hline mtsrin & Move to Segment Register Indirect & X & 31 & 242 \\
\hline mul[o][.] & Multiply & XO & 31 & 107 \\
\hline mulhw[.] & Multiply High Word & XO & 31 & 75 \\
\hline mulhwu[.] & Multiply High Word Unsigned & XO & 31 & 11 \\
\hline muli & Multiply Immediate & D & 07 & \\
\hline mulli & Multiply Low Immediate & D & 07 & \\
\hline mullw[o][.] & Multiply Low Word & XO & 31 & 235 \\
\hline muls[o][.] & Multiply Short & XO & 31 & 235 \\
\hline nabs[0][.] & Negative Absolute & XO & 31 & 488 \\
\hline nand[.] & NAND & X & 31 & 476 \\
\hline neg[o][.] & Negate & XO & 31 & 104 \\
\hline nor[.] & NOR & X & 31 & 124 \\
\hline or[.] & OR & X & 31 & 444 \\
\hline orc[.] & OR with Complement & X & 31 & 412 \\
\hline ori & OR Immediate & D & 24 & \\
\hline oril & OR Immediate Lower & D & 24 & \\
\hline oris & OR Immediate Shifted & D & 25 & \\
\hline oriu & OR Immediate Upper & D & 25 & \\
\hline rfi & Return from Interrupt & X & 19 & 50 \\
\hline rlimi[.] & Rotate Left Immediate then Mask Insert & M & 20 & \\
\hline rlinm[.] & Rotate Left Immediate then AND with Mask & M & 21 & \\
\hline rlmi[.] & Rotate Left then Mask Insert & M & 22 & \\
\hline rInm[.] & Rotate Left then AND with Mask & M & 23 & \\
\hline rlwimi[.] & Rotate Left Word Immediate then Mask Insert & M & 20 & \\
\hline rlwinm[.] & Rotate Left Word Immediate then AND with Mask & M & 21 & \\
\hline rlwnm[.] & Rotate Left Word then AND with Mask & M & 23 & \\
\hline rrib[.] & Rotate Right and Insert Bit & X & 31 & 537 \\
\hline sc & System Call & SC & 17 & \\
\hline sf[o][.] & Subtract from & XO & 31 & 08 \\
\hline sfe[o][.] & Subtract from Extended & XO & 31 & 136 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|}
\hline sfi & \begin{tabular}{l} 
Subtract from \\
Immediate
\end{tabular} & D & 08 & \\
\hline sfme[o][.] & \begin{tabular}{l} 
Subtract from Minus \\
One Extended
\end{tabular} & XO & 31 & 232 \\
\hline sfze[o][.] & \begin{tabular}{l} 
Subtract from Zero \\
Extended
\end{tabular} & XO & 31 & 200 \\
\hline si & Subtract Immediate & D & 12 & \\
\hline si. & \begin{tabular}{l} 
Subtract Immediate \\
and Record
\end{tabular} & D & 13 & \\
\hline sl[.] & Shift Left & X & X & X
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline stb & Store Byte & D & 38 & \\
\hline stbrx & Store Byte-Reversed Indexed & X & 31 & 662 \\
\hline stbu & Store Byte with Update & D & 39 & \\
\hline stbux & Store Byte with Update Indexed & X & 31 & 247 \\
\hline stbx & Store Byte Indexed & X & 31 & 215 \\
\hline stfd & Store Floating-Point Double & D & 54 & \\
\hline stfdu & Store Floating-Point Double with Update & D & 55 & \\
\hline stfdux & Store Floating-Point Double with Update Indexed & X & 31 & 759 \\
\hline stfdx & Store Floating-Point Double Indexed & X & 31 & 727 \\
\hline stfs & Store Floating-Point Single & D & 52 & \\
\hline stfsu & Store Floating-Point Single with Update & D & 53 & \\
\hline stfsux & Store Floating-Point Single with Update Indexed & X & 31 & 695 \\
\hline stfsx & Store Floating-Point Single Indexed & X & 31 & 663 \\
\hline sth & Store Half & D & 44 & \\
\hline sthbrx & \begin{tabular}{l}
Store Half \\
Byte-Reverse Indexed
\end{tabular} & X & 31 & 918 \\
\hline sthu & Store Half with Update & D & 45 & \\
\hline sthux & Store Half with Update Indexed & X & 31 & 439 \\
\hline sthx & Store Half Indexed & X & 31 & 407 \\
\hline stm & Store Multiple & D & 47 & \\
\hline stmw & Store Multiple Word & D & 47 & \\
\hline stsi & Store String Immediate & X & 31 & 725 \\
\hline stswi & Store String Word Immediate & X & 31 & 725 \\
\hline stswx & Store String Word Indexed & X & 31 & 661 \\
\hline stsx & Store String Indexed & X & 31 & 661 \\
\hline stu & Store with Update & D & 37 & \\
\hline stux & Store with Update Indexed & X & 31 & 183 \\
\hline stw & Store & D & 36 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline stwbrx & Store Word Byte-Reversed Indexed & X & 31 & 662 \\
\hline stwcx. & Store Word Conditional Indexed & X & 31 & 150 \\
\hline stwu & Store Word with Update & D & 37 & \\
\hline stwux & Store Word with Update Indexed & X & 31 & 183 \\
\hline stwx & Store Word Indexed & X & 31 & 151 \\
\hline stx & Store Indexed & X & 31 & 151 \\
\hline subf[o][.] & Subtract from & XO & 31 & 40 \\
\hline subfc[o][.] & Subtract from Carrying & XO & 31 & 08 \\
\hline subfe[o][.] & Subtract from Extended & XO & 31 & 136 \\
\hline subfic & Subtract from Immediate Carrying & D & 08 & \\
\hline subfme[o][.] & Subtract from Minus One Extended & XO & 31 & 232 \\
\hline subfze[o][.] & Subtract from Zero Extended & XO & 31 & 200 \\
\hline sync & Synchronize & X & 31 & 598 \\
\hline t & Trap & X & 31 & 04 \\
\hline ti & Trap Immediate & D & 03 & \\
\hline tlbie & Translation Look-aside Buffer Invalidate Entry & X & 31 & 306 \\
\hline tw & Trap Word & X & 31 & 04 \\
\hline twi & Trap Word Immediate & D & 03 & \\
\hline xor[.] & XOR & X & 31 & 316 \\
\hline xori & XOR Immediate & D & 26 & \\
\hline xoril & XOR Immediate Lower & D & 26 & \\
\hline xoris & XOR Immediate Shift & D & 27 & \\
\hline xoriu & XOR Immediate Upper & D & 27 & \\
\hline
\end{tabular}

\section*{Appendix H. Value Definitions}

\section*{Bits 0-5}

These bits represent the opcode portion of the machine instruction.

\section*{Bits 6-30}

These bits contain fields defined according to the values below. Note that many instructions also contain extended opcodes, which occupy some portion of the bits in this range. Refer to specific instructions to understand the format utilized.
\begin{tabular}{|c|c|}
\hline Value & Definition \\
\hline /, I/, /// & Reserved/unused; nominally zero (0). \\
\hline A & Pseudonym for RA in some diagrams. \\
\hline AA & \begin{tabular}{l}
Absolute address bit. \\
- 0-The immediate field represents an address relative to the current instruction address.. \\
- 1 - The immediate field represents an absolute address.
\end{tabular} \\
\hline B & Pseudonym for RB in some diagrams. \\
\hline BA & Specifies source condition register bit for operation. \\
\hline BB & Specifies source condition register bit for operation. \\
\hline BD & Specifies a 14-bit value used as the branch displacement. \\
\hline BF & Specifies condition register field 0-7 which indicates the result of a compare. \\
\hline BFA & Specifies source condition register field for operation. \\
\hline BI & Specifies bit in condition register for condition comparison. \\
\hline BO & Specifies branch option field used in instruction. \\
\hline BT & Specifies target condition register bit where result of operation is stored. \\
\hline D & Specifies 16-bit two's-complement integer sign extended to 32 bits. \\
\hline DS & Specifies a 14-bit field used as an immediate value for the calculation of an effective address (EA). \\
\hline FL1 & Specifies field for optional data passing the SVC routine. \\
\hline FL2 & Specifies field for optional data passing the SVC routine. \\
\hline FLM & Specifies field mask. \\
\hline FRA & Specifies source floating-point register for operation. \\
\hline FRB & Specifies source floating-point register for operation. \\
\hline FRC & Specifies source floating-point register for operation. \\
\hline FRS & Specifies source floating-point register of stored data. \\
\hline FRT & Specifies target floating-point register for operation. \\
\hline FXM & Specifies field mask. \\
\hline 1 & Specifies source immediate value for operation. \\
\hline L & Must be set to 0 for the 32-bit subset architecture. \\
\hline LEV & Specifies the execution address. \\
\hline LI & Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0 bOO and sign-extended to 64 bits ( 32 bits in 32-bit implementations). \\
\hline LK & If \(L K=1\), the effective address of the instruction following the branch instruction is place into the link register. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Value } & \\
\hline MB & Specifies the begin value (bit number) of the mask for the operation. \\
\hline ME & Specifies the end value (bit number) of the mask for the operation. \\
\hline NB & Specifies the byte count for the operation. \\
\hline OE & \begin{tabular}{l} 
Specifies that the overflow bits in the Fixed-Point Exception register are affected if the operation \\
results in overflow
\end{tabular} \\
\hline RA & Specifies the source general-purpose register for the operation. \\
\hline RB & Specifies the source general-purpose register for the operation. \\
\hline RS & Specifies the source general-purpose register for the operation. \\
\hline RT & Specifies the target general-purpose register where the operation is stored. \\
\hline S & Pseudonym for RS in some diagrams. \\
\hline SA & Specifies the (immediate) shift value for the operation. \\
\hline SH & Specifies the 16-bit signed integer for the operation. \\
\hline SI & 16-bit two's-complement value which will be sign-extended for comparison. \\
\hline SIMM & Specifies the source special purpose register for the operation. \\
\hline SPR & Specifies the source segment register for the operation. \\
\hline SR & Specifies the target segment register for the operation. \\
\hline ST & Specifies TO bits that are ANDed with compare results. \\
\hline TO & Specifies source immediate value for operation. \\
\hline U & Specifies 16-bit unsigned integer for operation. \\
\hline UI &
\end{tabular}

\section*{Bit 31}

Bit 31 is the record bit.
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Value } & \\
\hline 0 & Does not update the condition register. \\
\hline 1 & Updates the condition register to reflect the result of the operation. \\
\hline
\end{tabular}

\section*{Appendix I. Notices}

This information was developed for products and services offered in the U.S.A.
IBM may not offer the products, services, or features discussed in this document in other countries. Consult your local IBM representative for information on the products and services currently available in your area. Any reference to an IBM product, program, or service is not intended to state or imply that only that IBM product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any IBM intellectual property right may be used instead. However, it is the user's responsibility to evaluate and verify the operation of any non-IBM product, program, or service. IBM may have patents or pending patent applications covering subject matter described in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to:
IBM Director of Licensing
IBM Corporation
North Castle Drive
Armonk, NY 10504-1785
U.S.A.

For license inquiries regarding double-byte (DBCS) information, contact the IBM Intellectual Property Department in your country or send inquiries, in writing, to:
IBM World Trade Asia Corporation
Licensing
2-31 Roppongi 3-chome, Minato-ku
Tokyo 106, Japan
The following paragraph does not apply to the United Kingdom or any other country where such provisions are inconsistent with local law: INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore, this statement may not apply to you. This information could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time without notice.

IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation to you.

Licensees of this program who wish to have information about it for the purpose of enabling: (i) the exchange of information between independently created programs and other programs (including this one) and (ii) the mutual use of the information which has been exchanged, should contact:
IBM Corporation
Dept. LRAS/BIdg. 003
11400 Burnet Road
Austin, TX 78758-3498
U.S.A.

Such information may be available, subject to appropriate terms and conditions, including in some cases, payment of a fee.
The licensed program described in this document and all licensed material available for it are provided by IBM under terms of the IBM Customer Agreement, IBM International Program License Agreement or any equivalent agreement between us.

Information concerning non-IBM products was obtained from the suppliers of those products, their published announcements or other publicly available sources. IBM has not tested those products and
cannot confirm the accuracy of performance, compatibility or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

This information contains examples of data and reports used in daily business operations. To illustrate them as completely as possible, the examples include the names of individuals, companies, brands, and products. All of these names are fictitious and any similarity to the names and addresses used by an actual business enterprise is entirely coincidental.

\section*{COPYRIGHT LICENSE:}

This information contains sample application programs in source language, which illustrates programming techniques on various operating platforms. You may copy, modify, and distribute these sample programs in any form without payment to IBM, for the purposes of developing, using, marketing or distributing application programs conforming to the application programming interface for the operating platform for which the sample programs are written. These examples have not been thoroughly tested under all conditions. IBM, therefore, cannot guarantee or imply reliability, serviceability, or function of these programs. You may copy, modify, and distribute these sample programs in any form without payment to IBM for the purposes of developing, using, marketing, or distributing application programs conforming to IBM's application programming interfaces.

\section*{Index}

\section*{Special Characters}
.align pseudo-op 444
bb pseudo-op 445
bc pseudo-op 446
bf pseudo-op 446
bi pseudo-op 447
bs pseudo-op 447
byte pseudo-op 448
comm pseudo-op 449
csect pseudo-op 451
double pseudo-op 453
drop pseudo-op 454
dsect pseudo-op 455
eb pseudo-op 457
ec pseudo-op 457
ef pseudo-op 458
ei pseudo-op 458
es pseudo-op 459
extern pseudo-op 459
file pseudo-op 460
float pseudo-op 461
function pseudo-op 461
globl pseudo-op 462
hash pseudo-op 463
Icomm pseudo-op 464
Iglobl pseudo-op 465
line pseudo-op 466
.llong pseudo-op 467
long pseudo-op 467
machine pseudo-op 468
org pseudo-op 471
quad pseudo-op 471
rename pseudo-op 473
set pseudo-op 474
short pseudo-op 475
.source pseudo-op 476
space pseudo-op 477
stabx pseudo-op 477
string pseudo-op 478
tbtag pseudo-op 479
tc pseudo-op 480
toc pseudo-op 482
tocof pseudo-op 482
using pseudo-op 483
vbyte pseudo-op 487
xline pseudo-op 488

\section*{Numerics}

32-bit fixed-point rotate and shift instructions extended mnemonics 98
64-bit fixed-point rotate and shift instructions extended mnemonics 101

\section*{A}
a (Add) instruction 116
abs (Absolute) instruction 113
accessing data through the TOC 78
add (Add) instruction 114
addc (Add Carrying) instruction 116
adde (Add Extended) instruction 118
addi (Add Immediate) instruction 120
addic. (Add Immediate Carrying and Record)
instruction 122
addic (Add Immediate Carrying) instruction 121
addis (Add Immediate Shifted) instruction 123
addme (Add to Minus One Extended) instruction 125
address location
making a translation look-aside buffer for using tlbi (Translation Look-aside Buffer Invalidate Entry) instruction 430
using tlbie (Translation Look-aside Buffer Invalidate Entry) instruction 430
addresses
adding two general-purpose registers
using add (Add) instruction 114
using cax (Compute Address) instruction 114
calculating from an offset less than 32KB
using addi (Add Immediate) instruction 120
using cal (Compute Address Lower) instruction 120
calculating from an offset more than 32KB
using addis (Add Immediate Shifted)
instruction 123
using cau (Compute Address Upper) instruction 123
addressing
absolute 45
absolute immediate 45
explicit-based 45
implicit-based 46
location counter 47
pseudo-ops 442
relative immediate 45
addze (Add to Zero Extended) instruction 127
ae (Add Extended) instruction 118
ai. (Add Immediate and Record) instruction 122
ai (Add Immediate) instruction 121
alias
creating for an illegal name in syntax using .rename pseudo-op 473
ame (Add to Minus One Extended) instruction 125
and (AND) instruction 128
andc (AND with Complement) instruction 130
andi. (AND Immediate) instruction 131
andil. (AND Immediate Lower) instruction 131
andis. (AND Immediate Shifted) instruction 132
andiu. (AND Immediate Upper) instruction 132
Appendix H: Value Definitions 569
architecture
multiple hardware support 2
POWER and PowerPC 11
as command 49
flags 50
```

assembler
interpreting a listing 54
new features 1
passes 53
assembling
program 49
with the cc command 52
aze (Add to Zero Extended) instruction }12
B
b (Branch) instruction 133
base address
specifying
using .using pseudo-op 483
base register
assigning a number for
using .using pseudo-op 483
stop using specified register as
using .drop pseudo-op 454
bbf[I][a] extended mnemonic 84
bbfc[l] extended mnemonic }8
bbfr[l] extended mnemonic 84
bbt[l][a] extended mnemonic 84
bbtc[l] extended mnemonic 84
bbtr[l] extended mnemonic }8
bc (Branch Conditional) instruction }13
bcc (Branch Conditional to Count Register)
instruction 136
bcctr (Branch Conditional to Count Register)
instruction 136
bcIr (Branch Conditional Register) instruction 138
bcr (Branch Conditional Register) instruction }13
bctr[l] extended mnemonic 84, 85
bdn[I][a] extended mnemonic 84
bdnr[l] extended mnemonic 84
bdnz[l][a] extended mnemonic 84
bdnzf[l][a] extended mnemonic 85
bdnzflr[l] extended mnemonic }8
bdnzt[\][a] extended mnemonic 85

    bdnztlr[[]] extended mnemonic 85
    bdz[l][a] extended mnemonic 84
    bdzf[[][a] extended mnemonic 85
    bdzflr[l] extended mnemonic 85
    bdzlr[l] extended mnemonic 84
    bdzr[l] extended mnemonic 84
    bdzt[[][a] extended mnemonic 85
    bdztlr[l] extended mnemonic 85
    bf[l][a] extended mnemonic 84
    bfctr[l] extended mnemonic 85
    bflr[l] extended mnemonic }8
    bl (Branch and Link) instruction 133
    blr[l] extended mnemonic 85
    br[l] extended mnemonic 84
    branch instructions
        extended mnemonics of 83
    branch prediction
        extended mnemonics for }8
    bt[l][a] extended mnemonic 84
    btctr[l] extended mnemonic 85
    btlr[l] extended mnemonic }8
    ```

C
caches
using clcs (Cache Line Compute Size) instruction 140
using olf (Cache Line Flush) instruction 141
using cli (Cache Line Invalidate) instruction 143
using dcbf (Data Cache Block Flush) instruction 159
using dcbi (Data Cache Block Invalidate) instruction 160
using dcbst (Data Cache Block Store) instruction 161
using dcbt (Data Cache Block Touch) instruction 163
using dcbtst (Data Cache Block Touch for Store) instruction 164
using dcbz (Data Cache Block Set to Zero) instruction 166
using dclst (Data Cache Line Store) instruction 167
using dclz (Data Cache Line Set to Zero) instruction 166
using dcs (Data Cache Synchronize) instruction 426
using icbi (Instruction Cache Block Invalidate) instruction 229
using ics (Instruction Cache Synchronize) instruction 230
cal (Compute Address Lower) instruction 120
called routines 73
calling conventions
support for pseudo-ops 443
calling routines 72
cau (Compute Address Upper) instruction 123
cax (Compute Address) instruction 114
cc command
assembling and linking with 52
character set 27
character values
assembling into consecutive bytes using .string pseudo-op 478
clcs (Cache Line Compute Size) instruction 140
clf (Cache Line Flush) instruction 141
cli (Cache Line Invalidate) instruction 143
clrldi extended mnemonic 103
clrlsldi extended mnemonic 103
clrlwi extended mnemonic 100
clrrdi extended mnemonic 103
clrrwi extended mnemonic 100
clrslwi extended mnemonic 100
cmp (Compare) instruction 144
cmpi (Compare Immediate) instruction 146
cmpl (Compare Logical) instruction 147
cmpli (Compare Logical Immediate) instruction 148
cmplw extended mnemonic 91
cmplwi extended mnemonic 91
cmpw extended mnemonic 91
cmpwi extended mnemonic 91
cntlz (Count Leading Zeros) instruction 150
cntlzd (Count Leading Zeros Double Word)
Instruction 149
cntIzw (Count Leading Zeros Word) instruction 150
```

common blocks
defining
using .comm pseudo-op 449
identifying the beginning of
using .bc pseudo-op 446
identifying the end of
using .ec pseudo-op 457
Condition Register }15
copying bit 3 from the Fixed-Point Exception Register
into
using mcrxr (Move to Condition Register from
XER) instruction }28
copying general-purpose register contents into
using mtcrf (Move to Condition Register Fields)
instruction 292
copying Summary Overflow bit from the Fixed-Point
Exception Register into
using mcrxr (Move to Condition Register from
XER) instruction }28
copying the Carry bit from the Fixed-Point Exception
Register into
using mcrxr (Move to Condition Register from
XER) instruction }28
copying the Overflow bit from the Fixed-Point
Exception Register into
using mcrxr (Move to Condition Register from
XER) instruction }28
Condition Register bit }15
placing ANDing and the complement in a Condition
Register bit
using crandc (Condition Register AND with
Complement) instruction }15
placing complemented result of ANDing two
Condition Register bits in
using crnand (Condition Register NAND)
instruction 154
placing complemented result of XORing two
Condition Register bits in
using creqv (Condition Register Equivalent)
instruction 153
placing result of ORing and complement of Condition
Register bit in
using crorc (Condition Register OR with
Complement) instruction }15
placing result of ORing two Condition Register bits in
using cror (Condition Register OR)
instruction 156
placing result of XORing two Condition Register bits
in
using crxor (Condition Register XOR)
instruction }15
Condition Register field
copying the contents from one into another
using mcrf (Move Condition Register Field)
Instruction 281
condition register logical instructions
extended mnemonics 90
constants 33
control sections
giving a storage class to
using .csect pseudo-op 451

```
control sections (continued)
giving an alignment to using .csect pseudo-op 451
grouping code into using .csect pseudo-op 451
grouping data into using .csect pseudo-op 451
naming using .csect pseudo-op 451
Count Register
branching conditionally to address in using bcc (Branch Conditional to Count Register) instruction 136 using bcctr (Branch Conditional to Count Register) instruction 136
CPU ID
determination 4
crand (Condition Register AND) instruction 151
crandc (Condition Register AND with Complement)
instruction 152
crclr extended mnemonic 90
creqv (Condition Register Equivalent) instruction 153
crmove extended mnemonic 90
crnand (Condition Register NAND) instruction 154
crnor (Condition Register) instruction 155
crnot extended mnemonic 90
cror (Condition Register OR) instruction 156
crorc (Condition Register OR with Complement)
instruction 157
cross-reference
interpreting a symbol 58
mnemonics 4
crset extended mnemonic 90
crxor (Condition Register XOR) instruction 158

\section*{D}
data
accessing through the TOC 78
data alignment
pseudo-ops 442
data definition
pseudo-ops 442
dcbf (Data Cache Block Flush) instruction 159
dcbi (Data Cache Block Invalidate) instruction 160
dcbst (Data Cache Block Store) instruction 161
dcbt (Data Cache Block Touch) instruction 163
dcbtst (Data Cache Block Touch for Store) instruction 164
dcbz (Data Cache Block Set to Zero) instruction 166
dclst (Data Cache Line Store) instruction 167
dclz (Data Cache Line Set to Zero) instruction 166
dcs (Data Cache Synchronize) instruction 426
debug traceback tags
defining using .tbtag pseudo-op 479
debuggers
providing information to using .stabx pseudo-op 477
symbol table entries
pseudo-ops 443
```

defining
table of contents
using .tocof pseudo-op 482
div (Divide) instruction 168
divd (Divide Double Word) Instruction }17
divdu (Divide Double Word Unsigned) Instruction }17
divs (Divide Short) instruction }17
divw (Divide Word) instruction }17
divwu (Divide Word Unsigned) instruction }17
double floating-point constant
storing at the next fullword location
using .double pseudo-op 453
double-precision floating-point
adding 64-bit operand to result of multiplying two
operands
using fma (Floating Multiply-Add) instruction 202,
223
using fmadd (Floating Multiply-Add)
instruction 202,223
adding two 64-bit operands
using fa (Floating Add) instruction }18
using fadd (Floating Add Double) instruction }18
dividing 64-bit operands
using fd (Floating Divide) instruction }20
using fdiv (Floating Divide Double)
instruction 200
multiplying two 64-bit operands
using fm (Floating Multiply) instruction }20
using fmul (Floating Multiply Double)
instruction 208
multiplying two 64-bit operands and adding to 64-bit
operand
using fnma (Floating Negative Multiply-Add)
instruction 213
using fnmadd (Floating Negative Multiply-Add
Double) instruction 213
multiplying two 64-bit operands and subtracting 64-bit
operand
using fnms (Floating Negative Multiply-Subtract)
instruction 215
using fnmsub (Floating Negative Multiply-Subtract
Double) instruction 215
rounding 64-bit operand to single precision
using frsp (Floating Round to Single Precision)
instruction 219
subtracting 64-bit operand from result of multiplying
two 64-bit operands
using fms (Floating Multiply-Subtract)
instruction 206
using fmsub (Floating Multiply-Subtract Double)
instruction 206
subtracting 64-bit operands
using fs (Floating Subtract) instruction }22
using fsub (Floating Subtract Double)
instruction 226
doz (Difference or Zero) instruction 178
dozi (Difference or Zero Immediate) instruction }18
dummy control sections
identifying the beginning of
using .dsect pseudo-op 455

```
    dummy control sections (continued)
    identifying the continuation of
        using .dsect pseudo-op 455

\section*{E}
eciwx (External Control In Word Indexed) instruction 181
ecowx (External Control Out Word Indexed) instruction 182
eieio (Enforce In-Order Execution of I/O) instruction 183
epilogs 65
actions 66
eqv (Equivalent) instruction 185
error
messages 489
error conditions detection of new 6
expressions 37
assembling into a TOC entry using .tc pseudo-op 480
assembling into consecutive bytes 448
assembling into consecutive double-words using .llong pseudo-op 467
assembling into consecutive fullwords using .long pseudo-op 467
assembling into consecutive halfwords using .short pseudo-op 475
assembling the value into consecutive bytes using .vbyte pseudo-op 487
facilitating the use of local symbols in using .tocof pseudo-op 482
setting a symbol equal in type and value to using .set pseudo-op 474
extended menmonics
for branch prediction 87
extended mnemonics
of 32-bit fixed-point rotate and shift instructions 98
of 64-bit fixed-point rotate and shift instructions 101
of branch instructions 83
of condition register logical instructions 90
of fixed-point arithmetic instructions 91
of fixed-point compare instructions 91
of fixed-point load instructions 92
of fixed-point logical instructions 92
of fixed-point trap instructions 93
of moving from or to special-purpose registers 94
external symbol definitions
pseudo-ops 442
extldi extended mnemonic 103
extlwi extended mnemonic 100
extrdi extended mnemonic 103
extrwi extended mnemonic 100
exts (Extend Sign) instruction 187
extsb (Extend Sign Byte) instruction 186
extsh (Extend Sign Halfword) instruction 187
extsw (Extend Sign Word) Instruction 184

\section*{F}
fa (Floating Add) instruction 189
fabs (Floating Absolute Value) instruction 188
fadd (Floating Add Double) instruction 189
fadds (Floating Add Single) instruction 189
fcfid (Floating Convert from Integer Double Word) Instruction 192
fcir (Floating Convert Double to Integer with Round) instruction 197
fcirz (Floating Convert Double to Integer with Round to Zero) instruction 198
fcmpo (Floating Compare Ordered) instruction 193
fcmpu (Floating Compare Unordered) instruction 194
fctid (Floating Convert to Integer Double Word) Instruction 195
fctidz (Floating Convert to Integer Double Word with Round toward Zero) Instruction 196
fctiw (Floating Convert to Integer Word) instruction 197
fctiwz (Floating Convert to Integer Word with Round to Zero) instruction 198
fd (Floating Divide) instruction 200
fdiv (Floating Divide Double) instruction 200
fdivs (Floating Divide Single) instruction 200
fixed-point arithmetic instructions extended mnemonics 91
fixed-point compare instructions extended mnemonics 91
fixed-point load instructions 92
fixed-point logical instructions extended mnemonics 92
fixed-point trap instructions 93
floating-point constants
storing at the next fullword location using .float pseudo-op 461
floating-point numbers 24
floating-point registers
calculating a square root using fsqrt (Floating Square Root) instruction 218, 221
comparing contents of two using fcmpo (Floating Compare Ordered) instruction 193 using fcmpu (Floating Compare Unordered) instruction 194
converting 64-bit double-precision floating-point operand
using fcir (Floating Convert to Integer with Round) instruction 197
using fcirz (Floating Convert Double to Integer with Round to Zero) instruction 198
using fctiw (Floating Convert to Integer Word) instruction 197
using fctiwz (Floating Convert to Integer Word with Round to Zero) instruction 198
converting contents to single precision stfsx (Store Floating-Point Single Indexed) instruction 397
using stfs (Store Floating-Point Single) instruction 394
using stfsu (Store Floating-Point Single with Update) instruction 395
floating-point registers (continued)
converting contents to single precision (continued) using stfsux (Store Floating-Point Single with Update Indexed) instruction 396
copying contents into Floating-Point Status and Control Register using mtfsf (Move to FPSCR Fields) instruction 295
interpreting the contents of 24
loading converted double-precision floating-point number into using Ifs (Load Floating-Point Single) instruction 248 using Ifsu (Load Floating-Point Single with Update) instruction 249 using Ifsux (Load Floating-Point Single with Update Indexed) instruction 251
loading doubleword of data from memory into using Ifd (Load Floating-Point Double) instruction 240
using Ifdu (Load Floating-Point Double with Update) instruction 241
using Ifdux (Load Floating-Point Double with Update Indexed) instruction 242 using Ifdx (Load Floating-Point Double Indexed) instruction 243
loading quadword of data from memory into using Ifq (Load Floating-Point Quad) instruction 244
using Ifqu (Load Floating-Point Quad with Update) instruction 245
using Ifqux (Load Floating-Point Quad with Update Indexed) instruction 246
using Ifqx (Load Floating-Point Quad Indexed) instruction 247
moving contents of to another using fmr (Floating Move Register) instruction 205
negating absolute contents of using fnabs (Floating Negative Absolute Value) instruction 210
negating contents of using fneg (Floating Negate) instruction 212
storing absolute value of contents into another using fabs (Floating Absolute Value) instruction 188
storing contents into doubleword storage using stfd (Store Floating-Point Double) instruction 385
using stfdu (Store Floating-Point Double with Update) instruction 386
using stfdux (Store Floating-Point Double with Update Indexed) instruction 387 using stfdx (Store Floating-Point Double Indexed) instruction 388
storing contents into quadword storage
using stfq (Store Floating-Point Quad) instruction 390
using stfqu (Store Floating-Point Quad with Update) instruction 391
floating-point registers (continued)
using stfqux (Store Floating-Point Quad with Update Indexed) instruction 392
using stfqx (Store Floating-Point Quad Indexed) instruction 393
storing contents into word storage
using stfiwx (Store Floating-Point as Integer word Indexed) instruction 389
Floating-Point Status and Control Register
copying an immediate value into a field of using mtfsfi (Move to FPSCR Field Immediate) instruction 297
copying the floating-point register contents into using mtfsf (Move to FPSCR Fields) instruction 295
filling the upper 32 bits after loading using mffs (Move from FPSCR) instruction 285
loading contents into a floating-point register using mffs (Move from FPSCR) instruction 285
setting a specified bit to 1 using mtfsb1 (Move to FPSCR Bit 1) instruction 294
setting a specified bit to zero using mtfsb0 (Move to FPSCR Bit 0) instruction 293
Floating-Point Status and Control Register field copying the bits into the Condition Register using morfs (Move to Condition Register from FPSCR) instruction 282
fm (Floating Multiply) instruction 208
fma (Floating Multiply-Add) instruction 202
fmadd (Floating Multiply-Add Double) instruction 202
fmadds (Floating Multiply-Add Single) instruction 202
fmr (Floating Move Register) instruction 205
fms (Floating Multiply-Subtract) instruction 206
fmsub (Floating Multiply-Subtract Double) instruction 206
fmsubs (Floating Multiply-Subtract Single)
instruction 206
fmul (Floating Multiply) instruction 208
fnabs (Floating Negative Absolute Value) instruction 210
fneg (Floating Negate) instruction 212
fnma (Floating Negative Multiply-Add) instruction 213
fnmadd (Floating Negative Multiply-Add Double) instruction 213
fnmadds (Floating Negative Multiply-Add Single) instruction 213
fnms (Floating Negative Multiply-Subtract) instruction 215
fnmsub (Floating Negative Multiply-Subtract Double) instruction 215
fnmsubs (Floating Negative Multiply-Subtract Single) instruction 215
fres (Floating Reciprocal Estimate Single) instruction 218
frsp (Floating Round to Single Precision) instruction 219
frsqrte (Floating Reciprocal Square Root Estimate) instruction 221
fs (Floating Subtract) instruction 226
fsel (Floating-Point Select) instruction 223
fsqrt (Floating Square Root, Double-Precision)
Instruction 224
fsqrts (Floating Square Root Single) Instruction 225
fsub (Floating Subtract Double) instruction 226
fsubs (Floating Subtract Single) instruction 226
functions
identifying
using .function pseudo-op 461
identifying the beginning of
using .bf pseudo-op 446
identifying the end of using .ef pseudo-op 458

\section*{G}
general-purpose registers
adding complement from -1 with carry using sfme (Subtract from Minus One Extended) instruction 421
using subfme (Subtract from Minus One
Extended) instruction 421
adding contents to the value of the Carry bit using adde (Add Extended) instruction 118 using ae (Add Extended) instruction 118
adding contents with 16-bit signed integer using addic (Add Immediate Carrying) instruction 121
using ai (Add Immediate) instruction 121
adding contents with Carry bit and -1
using addme (Add to Minus One Extended) instruction 125
using ame (Add to Minus One Extended) instruction 125
adding immediate value to contents of using addic. (Add Immediate Carrying and Record) instruction 122
using ai. (Add Immediate and Record) instruction 122
adding the complement of the contents with the Carry bit
using sfze (Subtract from Zero Extended) instruction 423
using subfze (Subtract from Zero Extended) instruction 423
adding the contents of
using addc (Add Carrying) instruction 116
adding zero and the value of the Carry bit to the contents of
using addze (Add to Zero Extended) instruction 127
using aze (Add to Zero Extended) instruction 127
ANDing a generated mask with the rotated contents of
using rlinm (Rotated Left Immediate Then AND with Mask) instruction 336
using rlnm (Rotate Left Then AND with Mask) instruction 338
using rlwinm (Rotated Left Word Immediate Then AND with Mask) instruction 336
general-purpose registers (continued)
using rlwnm (Rotate Left Word Then AND with Mask) instruction 338
ANDing an immediate value with using andi. (AND Immediate) instruction 131 using andil. (AND Immediate Lower) instruction 131
ANDing contents with the complement of another using andc (AND with Complement) instruction 130
ANDing logically the contents of using and (AND) instruction 128
ANDing most significant 16 bits with a 16 -bit unsigned integer using andis. (AND Immediate Shifted) instruction 132 using andiu. (AND Immediate Upper) instruction 132
changing the arithmetic sign of the contents of using neg (Negate) instruction 313
comparing contents algebraically using cmp (Compare) instruction 144
comparing contents logically using cmpl (Compare Logical) instruction 147
comparing contents with unsigned integer logically using cmpli (Compare Logical Immediate) instruction 148
comparing contents with value algebraically using cmpi (Compare Immediate) instruction 146
computing difference between contents and signed 16-bit integer using dozi (Difference or Zero Immediate) instruction 180
computing difference between contents of two using doz (Difference or Zero) instruction 178
copying bit 0 of halfword into remaining 16 bits using lha (Load Half Algebraic) instruction 253
copying bit 0 of halfword into remaining 16 bits of using Ihau (Load Half Algebraic with Update) instruction 254 using Ihaux (Load Half Algebraic with Update Indexed) instruction 255
using Ihax (Load Half Algebraic Indexed) instruction 256
copying Condition Register contents into using mfcr (Move from Condition Register) instruction 284
copying contents into a special-purpose register using mtspr (Move to Special-Purpose Register) instruction 298
copying contents into the Condition Register using mtcrf (Move to Condition Register Fields) instruction 292
copying special-purpose register contents into using mfspr (Move from Special-Purpose Register) instruction 287
copying the Machine State Register contents into using mfmsr (Move from Machine State Register) instruction 286
dividing by contents of using div (Divide) instruction 168
general-purpose registers (continued)
dividing by contents of (continued) using divs (Divide Short) instruction 173
generating mask of ones and zeros for loading into using maskg (Mask Generate) instruction 278
inserting contents of one into another under bit-mask control
maskir (Mask Insert from Register) instruction 280
loading consecutive bytes from memory into consecutive
using Isi (Load String Immediate) instruction 266
using Iswi (Load String Word Immediate) instruction 266
using Iswx (Load String Word Indexed) instruction 267
using Isx (Load String Indexed) instruction 267
loading consecutive bytes into using Iscbx (Load String and Compare Byte Indexed) instruction 264
loading consecutive words into several using Im (Load Multiple) instruction 262 using Imw (Load Multiple Word) instruction 262
loading word of data from memory into using lu (Load with Update) instruction 275 using Iwzu (Load Word with Zero Update) instruction 275
loading word of data into using lux (Load with Update Indexed) instruction 276
using Iwzux (Load Word and Zero with Update Indexed) instruction 276 using Iwzx (Load Word and Zero Indexed) instruction 277 using Ix (Load Indexed) instruction 277
logically complementing the result of ANDing the contents of two
using nand (NAND) instruction 312
logically complementing the result of ORing the contents of two
using nor (NOR) instruction 315
logically ORing the content of two using or (OR) instruction 316
logically ORing the contents with the complement of the contents of using orc (OR with Complement) instruction 318
merging a word of zeros with the MQ Register contents
using srlq (Shift Right Long with MQ) instruction 372
merging rotated contents with a word of 32 sign bits using sra (Shift Right Algebraic) instruction 360 using srai (Shift Right Algebraic Immediate) instruction 362
using sraiq (Shift Right Algebraic Immediate with MQ) instruction 357
using sraq (Shift Right Algebraic with MQ) instruction 358
using sraw (Shift Right Algebraic Word) instruction 360
general-purpose registers (continued)
using srawi (Shift Right Algebraic Word Immediate) instruction 362
merging rotated contents with the MQ Register contents
using sreq (Shift Right Extended with MQ) instruction 367
using srliq (Shift Right Long Immediate with MQ) instruction 370
using srlq (Shift Right Long with MQ) instruction 372
merging the rotated contents results with the \(M Q\) Register contents
using slliq (Shift Left Long Immediate with MQ) instruction 349
merging with masked MQ Register contents using sleq (Shift Left Extended with MQ) instruction 346
multiplying a word
using mulhw (Multiply High Word) instruction 304
using mulhwu (Multiply High Word Unsigned) instruction 305
multiplying the contents by a 16-bit signed integer using muli (Multiply Immediate) instruction 308 using mulli (Multiply Low Immediate) instruction 308
multiplying the contents of two using mul (Multiply) instruction 300
multiplying the contents of two general-purpose registers into
using mullw (Multiply Low Word) instruction 309
using muls (Multiply Short) instruction 309
negating the absolute value of using nabs (Negative Absolute) instruction 311
ORing the lower 16 bits of the contents with a 16-bit unsigned integer
using ori (OR Immediate) instruction 319 using oril (OR Immediate Lower) instruction 319
ORing the upper 16 bits of the contents with a 16-bit unsigned integer
using oris (OR Immediate Shifted) instruction 320
using oriu (OR Immediate Upper) instruction 320
placing a copy of rotated contents in the MQ Register using srea (Shift Right Extended Algebraic) instruction 366
placing a copy of rotated data in the MQ register using sle (Shift Left Extended) instruction 345
placing number of leading zeros in using cntlz (Count Leading Zeros) instruction 150 using cntlzw (Count Leading Zeros Word) instruction 150
placing rotated contents in the MQ Register using sliq (Shift Left Immediate with MQ) instruction 347
using slq (Shift Left with MQ) instruction 352 using sriq (Shift Right Immediate with MQ) instruction 369
general-purpose registers (continued)
placing the absolute value of the contents in using abs (Absolute) instruction 113
placing the logical AND of the rotated contents in using srq (Shift Right with MQ) instruction 373
placing the rotated contents in the MQ register using srq (Shift Right with MQ) instruction 373
rotating contents left
using rlmi (Rotate Left Then Mask Insert) instruction 332
using sl (Shift Left) instruction 353
using sle (Shift Left Extended) instruction 345
using sliq (Shift Left Immediate with MQ) instruction 347
using slliq (Shift Left Long Immediate with MQ) instruction 349
using sr (Shift Right) instruction 375
using sra (Shift Right Algebraic) instruction 360
using sraq (Shift Right Algebraic with MQ) instruction 358
using srea (Shift Right Extended Algebraic) instruction 366
using sreq (Shift Right Extended with MQ) instruction 367
using sriq (Shift Right Immediate with MQ) instruction 369
setting remaining 16 bits to 0 after loading using lhz (Load Half and Zero) instruction 258
setting remaining 16 bits to zero after loading using Ihzu (Load Half and Zero with Update) instruction 259
using Ihzx (Load Half and Zero Indexed) instruction 261
setting remaining 16 bits to zero in
using Ihbrx (Load Half Byte-Reverse Indexed) instruction 257
using Ihzux (Load Half and Zero with Update Indexed) instruction 260
storing a byte into memory with the address in using stbu (Store Byte with Update) instruction 377
storing a byte of data into memory
using stb (Store Byte) instruction 376
using stbux (Store Byte with Update Indexed) instruction 378
using stbx (Store Byte Indexed) instruction 379
storing a byte-reversed word of data into memory
using stbrx (Store Byte Reverse Indexed) instruction 408
using stwbrx (Store Word Byte Reverse Indexed) instruction 408
storing a halfword of data into memory
using sth (Store Half) instruction 398
using sthu (Store Half with Update) instruction 400
using sthux (Store Half with Update Indexed) instruction 401
using sthx (Store Half Indexed) instruction 402
storing a word of data into memory
using st (Store) instruction 407
using stu (Store with Update) instruction 411
general-purpose registers (continued)
using stux (Store with Update Indexed) instruction 412
using stw (Store Word) instruction 407
using stwcx (Store Word Conditional Indexed) instruction 409
using stwu (Store Word with Update) instruction 411
using stwux (Store Word with Update Indexed) instruction 412
using stwx (Store Word Indexed) instruction 413
using stx (Store Indexed) instruction 413
storing consecutive bytes from consecutive registers into memory
using stsi (Store String Immediate) instruction 404
using stswi (Store String Word Immediate) instruction 404
using stswx (Store String Word Indexed) instruction 405
using stsx (Store String Indexed) instruction 405
storing contents of consecutive registers into memory
using stm (Store Multiple) instruction 403
using stmw (Store Multiple Word) instruction 403
storing halfword of data with 2 bytes reversed into memory
using sthbrx (Store Half Byte-Reverse Indexed) instruction 399
subtracting contents of one from another using sf (Subtract From) instruction 416
using subfc (Subtract from Carrying) instruction 416
subtracting from
using subf (Subtract From) instruction 414
subtracting the contents from a 16-bit signed integer
using sfi (Subtract from Immediate) instruction 420
using subfic (Subtract from Immediate Carrying) instruction 420
subtracting the contents from the sum of using sfe (Subtract from Extended) 418 using subfe (Subtract from Extended) 418
subtracting the value of a signed integer from the contents of using si. (Subtract Immediate and Record) instruction 343
using si (Subtract Immediate) instruction 342
translate effective address into real address and store in using rac (Real Address Compute) instruction 321
using a (Add) instruction 116
using divw (Divide Word) instruction 175
using divwu (Divide Word Unsigned) instruction 176
using extsb (Extend Sign Byte) instruction 186
using Ifq (Load Floating-Point Quad) instruction 244
using Ifqu (Load Floating-Point Quad with Update) instruction 245
using Ifqux (Load Floating-Point Quad with Update Indexed) instruction 246
general-purpose registers (continued)
using Ifqx (Load Floating-Point Quad Indexed) instruction 247
using Iwarx (Load Word and Reserve Indexed) instruction 269
using rlimi (Rotate Left Immediate Then Mask Insert) instruction 334
using rlnm (Rotate Left Then AND with Mask) instruction 338
using rlwimi (Rotate Left Word Immediate Then Mask Insert) instruction 334
using rlwnm (Rotate Left Word Then AND with Mask) instruction 338
using rrib (Rotate Right and Insert Bit) instruction 340
using sllq (Shift Left Long with MQ) instruction 350
using slq (Shift Left with MQ) instruction 352
using slw (Shift Left Word) instruction 353
using srai (Shift Right Algebraic Immediate) instruction 362
using sraiq (Shift Right Algebraic Immediate with MQ) instruction 357
using sraw (Shift Right Algebraic Word) instruction 360
using srawi (Shift Right Algebraic Word Immediate) instruction 362
using sre (Shift Right Extended) instruction 364
using srliq (Shift Right Long Immediate with MQ) instruction 370
using srlq (Shift Right Long with MQ) instruction 372
using srq (Shift Right with MQ) instruction 373
using srw (Shift Right Word) instruction 375
using stfq (Store Floating-Point Quad) instruction 390
using stfqu (Store Floating-Point Quad with Update) instruction 391
using stfqux (Store Floating-Point Quad with Update Indexed) instruction 392
using stfqx (Store Floating-Point Quad Indexed) instruction 393
XORing contents of using eqv (Equivalent) instruction 185
XORing the contents and 16-bit unsigned integer using xori (XOR Immediate) instruction 438
using xoril (XOR Immediate Lower) instruction 438
XORing the contents of two using xor (XOR) instruction 437
XORing the upper 16 bits with a 16 -bit unsigned integer
using xoris (XOR Immediate Shift) instruction 439
using xoriu (XOR Immediate Upper) instruction 439

\section*{H}
hash values
associating with external symbol using .hash pseudo-op 463

\section*{I}
icbi (Instruction Cache Block Invalidate) instruction 229
ics (Instruction Cache Synchronize) instruction 230
implementation
multiple platform support 2
included files
identifying the beginning of using .bi pseudo-op 447
identifying the end of using .ei pseudo-op 458
inner blocks
identifying the beginning of using .bb pseudo-op 445
identifying the end of using .eb pseudo-op 457
inslwi extended mnemonic 100
insrdi extended mnemonic 103
insrwi extended mnemonic 100
instruction fields 16
instruction forms 13
instructions
branch 20
common to POWER and PowerPC 537
condition register 20
fixed-point
address computation 22
arithmetic 22
compare 22
load and store 21
load and store with update 21
logical 23
move to or from special-purpose registers 23
rotate and shift 23
string 21
trap 22
floating-point
arithmetic 25
compare 25
conversion 26
load and store 25
move 25
multiply-add 25
status and control register 26
PowerPC 551
PowerPC 601 RISC Microprocessor 559
sorted by mnemonic 509
sorted by primary and extended op code 523
system call 20
intermodule calls using the TOC 81
interrupts
generating when a condition is true
using \(t\) (Trap) instruction 435
using ti (Trap Immediate) instruction 436
using tw (Trap Word) instruction 435
using twi (Trap Word Immediate) instruction 436
supervisor call
generating an interrupt 425
system call
generating and interrupt 341
isync (Instruction Synchronize) instruction 230

\section*{L}

I (Load) instruction 274
la extended mnemonic 92
lbrx (Load Byte-Reverse Indexed) instruction 273
lbz (Load Byte and Zero) instruction 231
Ibzux (Load Byte and Zero with Update Indexed) instruction 233
Ibzx (Load Byte and Zero Indexed) instruction 234
Id (Load Double Word) instruction 235
Idarx (Store Double Word Reserve Indexed) Instruction 236
Idu (Store Double Word with Update) Instruction 237
Idux (Store Double Word with Update Indexed) Instruction 238
Idx (Store Double Word Indexed) Instruction 239
leading zeros
placing in a general-purpose register
using cntlz (Count Leading Zeros) instruction 150
using cntlzw (Count Leading Zeros Word) instruction 150
Ifd (Load Floating-Point Double) instruction 240
Ifdu (Load Floating-Point Double with Update) instruction 241
Ifdux (Load Floating-Point Double with Update Indexed) instruction 242
Ifdx (Load Floating-Point Double Indexed) instruction 243
Ifq (Load Floating-Point Quad) instruction 244
Ifqu (Load Floating-Point Quad with Update) instruction 245
Ifqux (Load Floating-Point Quad with Update Indexed) instruction 246
Ifqx (Load Floating-Point Quad Indexed) instruction 247
Ifs (Loading Floating-Point Single) instruction 248
Ifsu (Load Floating-Point Single with Update) instruction 249
Ifsux (Load Floating-Point Single with Update Indexed) instruction 251
Ifsx (Load Floating-Point Single Indexed) instruction 252
Iha (Load Half Algebraic) instruction 253
Ihau (Load Half Algebraic with Update) instruction 254
Ihaux (Load Half Algebraic with Update Indexed) instruction 255
Ihax (Load Half Algebraic Indexed) instruction 256
Ihbrx (Load Half Byte-Reverse Indexed) instruction 257
Ihz (Load Half and Zero) instruction 258
Ihzu (Load Half and Zero with Update) instruction 259
Ihzux (Load Half and Zero with Update Indexed) instruction 260
Ihzx (Load Half and Zero Indexed) instruction 261
li extended mnemonic 92
lil extended mnemonic 92
line format 28
line numbers
identifying
using .line pseudo-op 466
lines
representing the number of using .xline pseudo-op 488
Link Register
branching conditionally to address in using bclr (Branch Conditional Register) instruction 138
using bcr (Branch Conditional Register) instruction 138
linkage
subroutine linkage convention 59
linker
making a symbol globally visible to the
using .globl pseudo-op 462
linking 49
with the cc command 52
lis extended mnemonic 92
listing
interpreting an assembler 54
liu extended mnemonic 92
Im (Load Multiple) instruction 262
Imw (Load Multiple Word) instruction 262
local common section
defining a using .lcomm pseudo-op 464
local symbol
facilitating use in expressions using .tocof pseudo-op 482
location counter 47
advancing until a specified boundary is reached using .align pseudo-op 444
setting the value of the current using .org pseudo-op 471
logical processing
model 11
Iscbx (Load String and Compare Byte Indexed) instruction 264
Isi (Load String Immediate) instruction 266
Iswi (Load String Word Immediate) instruction 266
Iswx (Load String Word Indexed) instruction 267
Isx (Load String Indexed) instruction 267
lu (Load with Update) instruction 275
lux (Load with Update Indexed) instruction 276
Iwa (Load Word Algebraic) Instruction 269
Iwarx (Load Word and Reserve Indexed) instruction 269
Iwaux (Load Word Algebraic with Update Indexed) Instruction 271
Iwax (Load Word Algebraic Indexed) Instruction 272
Iwbrx (Load Word Byte-Reverse Indexed)
instruction 273
Iwz (Load Word and Zero) instruction 274
Iwzu (Load Word with Zero Update) instruction 275
Iwzux (Load Word and Zero with Update Indexed) instruction 276
Iwzx (Load Word and Zero Indexed) instruction 277
Ix (Load Indexed) instruction 277

\section*{M}

Machine State Register
after a supervisor call and reinitialize using rfsvc (Return from SVC) instruction 324

Machine State Register (continued)
continue processing and reinitialize
using rfi (Return from Interrupt) instruction 322
copying the contents into a general-purpose register using mfmsr (Move from Machine State Register) instruction 286
main memory
ensuring storage access in
using eieio (Enforce In-Order Execution of I/O)
instruction 183
maskg (Mask Generate) instruction 278
maskir (Mask Insert from Register) instruction 280
masks
generating instance of ones and zeros
using maskg (Mask Generate) instruction 278
morf (Move Condition Register Field) instruction 281
morfs (Move to Condition Register from FPSCR) instruction 282
mcrxr (Move to Condition Register from XER)
instruction 283
memory
loading a byte of data from
using Ibzu (Load Byte and Zero with Update) instruction 232
loading byte of data from using lbz (Load Byte and Zero) instruction 231 using Ibzux (Load Byte and Zero with Update Indexed) instruction 233
loading byte of data into using Ibzx (Load Byte and Zero Indexed) instruction 234
loading byte-reversed halfword of data from using Ihbrx (Load Half Byte-Reverse Indexed) instruction 257
loading byte-reversed word of data from using Ibrx (Load Byte-Reverse Indexed) instruction 273
using Iwbrx (Load Word Byte-Reverse Indexed) instruction 273
loading consecutive bytes from using Isi (Load String Immediate) instruction 266 using Iswi (Load String Word Immediate) instruction 266
using Iswx (Load String Word Indexed) instruction 267
using Isx (Load String Indexed) instruction 267
loading doubleword of data from
using Ifd (Load Floating-Point Double) instruction 240
using Ifdu (Load Floating-Point Double with Update) instruction 241
using Ifdux (Load Floating-Point Double with Update Indexed) instruction 242
using Ifdx (Load Floating-Point Double Indexed) instruction 243
loading halfword of data from
using Iha (Load Half Algebraic) instruction 253
using Ihau (Load Half Algebraic with Update) instruction 254
using Ihaux (Load Half Algebraic with Update Indexed) instruction 255
```

memory (continued)
using Ihax (Load Half Algebraic Indexed)
instruction 256
using lhz (Load Half and Zero) instruction 258
using Ihzu (Load Half and Zero with Update)
instruction 259
using Ihzux (Load Half and Zero with Update
Indexed) instruction }26
using Ihzx (Load Half and Zero Indexed)
instruction 261
loading quadword of data from
using Ifq (Load Floating-Point Quad)
instruction 244
using lfqu (Load Floating-Point Quad with Update)
instruction 245
using Ifqux (Load Floating-Point Quad with Update
Indexed) instruction 246
using Ifqx (Load Floating-Point Quad Indexed)
instruction 247
loading single-precision floating-point number from
using Ifsu (Load Floating-Point Single with
Update) instruction }24
using Ifsx (Load Floating-Point Single Indexed)
instruction }25
loading single-precision floating-point number into
using lfs (Load Floating-Point Single)
instruction 248
using Ifsux (Load Floating-Point Single with
Update Indexed) instruction }25
loading word of data from 274
using lu (Load with Update) instruction }27
using lux (Load with Update Indexed)
instruction 276
using Iwzu (Load Word with Zero Update)
instruction 275
using Iwzux (Load Word and Zero with Update
Indexed) instruction 276
using Iwzx (Load Word and Zero Indexed)
instruction 277
using lx (Load Indexed) instruction 277
setting remaining 24 bits after loading into
using Ibzx (Load Byte and Zero Indexed)
instruction }23
setting remaining 24 bits to 0 after loading from
using lbz (Load Byte and Zero) instruction 231
using Ibzux (Load Byte and Zero with Update
Indexed) instruction }23
setting remaining 24 bits to 0 after loading into
using Ibzu (Load Byte and Zero with Update)
instruction 232
storing a quadword of data into
using stfq (Store Floating-Point Quad)
instruction 390
using stfqu (Store Floating-Point Quad with
Update) instruction }39
using stfqux (Store Floating-Point Quad with
Update Indexed) instruction }39
using stfqx (Store Floating-Point Quad Indexed)
instruction 393
using dcbf (Data Cache Block Flush)
instruction 159

```
    messages
    error 489
    warning 489
mfcr (Move from Condition Register) instruction 284
mfctr extended mnemonic 97
mfdar extended mnemonic 97
mfdec extended mnemonic 97
mfdsisr extended mnemonic 97
mfear extended mnemonic 97
mffs (Move from FPSCR) instruction 285
mflr extended mnemonic 97
mfmq extended mnemonic 97
mfmsr (Move from Machine State Register)
    instruction 286
mfpvr extended mnemonic 97
mfrtcl extended mnemonic 97
mfrtcu extended mnemonic 97
mfsdr1 extended mnemonic 97
mfspr (Move from Special-Purpose Register)
    instruction 287
mfsprg extended mnemonic 97
mfsr (Move from Segment Register) instruction 289
mfsri (Move from Segment Register Indirect)
    instruction 290
mfsrin (Move from Segment Register Indirect)
    instruction 291
mfsrr0 extended mnemonic 97
mfsrr1 extended mnemonic 97
mfxer extended mnemonic 97
milicode routines 75
mnemonic
    instructions sorted by 509
mnemonics cross-reference 4
moving from or to special-purpose registers
    extended mnemonics 94
mr[.] extended mnemonic 92
mr (Move Register) instruction 316
mtcrf (Move to Condition Register Fields)
    instruction 292
mtctr extended mnemonic 98
mtdar extended mnemonic 98
mtdec extended mnemonic 98
mtdsisr extended mnemonic 98
mtear extended mnemonic 98
mtfsb0 (Move to FPSCR Bit 0) instruction 293
mtfsb1 (Move to FPSCR Bit 1) instruction 294
mtfsf (Move to FPSCR Fields) instruction 295
mtfsfi (Move to FPSCR Field Immediate)
    instruction 297
mtlr extended mnemonic 98
mtmq extended mnemonic 98
mtrtcl extended mnemonic 98
mtrtcu extended mnemonic 98
mtsdr1 extended mnemonic 98
mtspr (Move to Special-Purpose Register)
    instruction 298
mtsprg extended mnemonic 98
mtsrr0 extended mnemonic 98
mtsrr1 extended mnemonic 98
mtxer extended mnemonic 98
mul (Multiply) instruction 300
mulhd (Multiply High Double Word) Instruction mulhdu (Multiply High Double Word Unsigned) Instruction 303
mulhw (Multiply High Word) instruction 304
mulhwu (Multiply High Word Unsigned) instruction 305
muli (Multiply Immediate) instruction 308
mulld (Multiply Low Double Word) Instruction 307
mulldo (Multiply Low Double Word) Instruction 307
mulli (Multiply Low Immediate) instruction 308
mullw (Multiply Low Word) instruction 309
muls (Multiply Short) instruction 309

\section*{N}
nabs (Negative Absolute) instruction 311 name
creating a synonym or alias for an illegal name
using .rename pseudo-op 473
nand (NAND) instruction 312
neg (Negate) instruction 313
nop extended mnemonic 92
nor (NOR) instruction 315
not[.] extended mnemonic 92
notational conventions
pseudo-ops 444

\section*{0}
op code
instructions sorted by primary and extended 523
operators 36
or (OR) instruction 316
orc (OR with Complement) instruction 318
ori (OR Immediate) instruction 319
oril (OR Immediate Lower) instruction 319
oris (OR Immediate Shifted) instruction 320
oriu (OR Immediate Upper) instruction 320
output file
skipping a specified number of bytes in using .space pseudo-op 477

\section*{P}
passes
assembler 53
POWER and POWER2
instructions 541
POWER and PowerPC
architecture 11
common instructions 537
POWER and PowerPC instructions
extended mnemonics changes 108
functional differences for 105
new PowerPC instructions 111
with same op code 106
PowerPC
instructions 551
PowerPC 601 RISC Microprocessor instructions 559
PowerPC instructions
new 111
process
run-time process stack 62
program running a 82
programs generating interrupt
using t (Trap) instruction 435
using ti (Trap Immediate) instruction 436
using tw (Trap Word) instruction 435
using twi (Trap Word Immediate) instruction 436
prologs 65
actions 66
pseudo-ops 441, 442, 444, 445, 446, 447, 448, 449, 451, 453, 454, 455, 457, 458, 459, 460, 461, 462,
463, 464, 465, 466, 467, 468, 471, 472, 473, 474,
\(475,476,477,478,479,480,482,483,487,488\)
addressing 442
calling conventions
support for 443
data alignment 442
functional groups 441
miscellaneous 443
support for calling conventions 443
symbol table entries for debuggers 443

\section*{Q}
quad floating-point constant
storing at the next fullword location
using .quad pseudo-op 471

\section*{R}
rac (Real Address Compute) instruction 321
real address
translating effective address to
using eciwx (External Control In Word Indexed) instruction 181
using ecowx (External Control Out Word Indexed) instruction 182
reciprocal, floating single estimate 218
reciprocal, floating square root estimate 221
ref pseudo-op 472
registers
special-purpose
changes and field handling 9
extended mnemonics 94
usage and conventions 60
reserved words 27
rfi (Return from Interrupt) instruction 322
rfid (Return from Interrupt Double Word) Instruction 323
rfsvc (Return from SVC) instruction 324
rldcl (Rotate Left Double Word then Clear Left) Instruction 325
rldcr (Rotate Left Double Word then Clear Right) Instruction 327
rldic (Rotate Left Double Word Immediate then Clear) Instruction 328
rldicl (Rotate Left Double Word Immediate then Clear
Left) Instruction 326, 329
rldicr (Rotate Left Double Word Immediate then Clear Right) Instruction 330
rldimi (Rotate Left Double Word Immediate then Mask Insert) Instruction 331
rlimi (Rotate Left Immediate Then Mask Insert) instruction 334
rlinm (Rotate Left Immediate Then AND with Mask) instruction 336
rlmi (Rotate Left Then Mask Insert) instruction 332
rlnm (Rotate Left Then AND with Mask) instruction 338
rlwimi (Rotate Left Word Immediate Then Mask Insert) instruction 334
rlwinm (Rotate Left Word Immediate Then AND with Mask) instruction 336
rlwnm (Rotate Left Word Then AND with Mask) instruction 338
rotld extended mnemonic 103
rotldi extended mnemonic 103
rotlw extended mnemonic 100
rotlwi extended mnemonic 100
rotrdi extended mnemonic 103
rotrwi extended mnemonic 100
rrib (Rotate Right and Insert Bit) instruction 340
running a program 82

\section*{S}
sc (System Call) instruction 341
section definition
pseudo-ops 442
Segment Register
copying to general-purpose registers using mfsr (Move from Segment Register) instruction 289
using mfsri (Move from Segment Register Indirect) instruction 290
using mfsrin (Move from Segment Register Indirect) instruction 291
selecting operand with fsel instruction 223
sf (Subtract from) instruction 416
sfe (Subtract from Extended) instruction 418
sfi (Subtract from Immediate) instruction 420
sfme (Subtract from Minus One Extended) instruction 421
sfze (Subtract from Zero Extended) instruction 423
si[.] extended mnemonic 91
si. (Subtract Immediate and Record) instruction 343
si (Subtract Immediate) instruction 342
signed integers
extending 16-bit to 32 bits
using exts (Extend Sign) instruction 187
using extsh (Extend Sign Halfword) instruction 187
single-precision floating-point
adding 32-bit operand to result of multiplying two operands
using fmadds (Floating Multiply-Add Single) instruction 202, 223
adding two 32-bit operands using fadds (Floating Add Single) instruction 189
```

single-precision floating-point (continued)
dividing 32-bit operands
using fdivs (Floating Divide Single)
instruction 200
multiplying two 32-bit operands
using fmuls (Floating Multiply Single)
instruction 208
multiplying two 32-bit operands and adding to 32-bit
operand
using fnmadds (Floating Negative Multiply-Add
Single) instruction 213
multiplying two 32-bit operands and subtracting 32-bit
operand
using fnmsubs (Floating Negative
Multiply-Subtract Single) instruction 215
subtracting 32-bit operand from result of multiplying
two 32-bit operands
using fmsubs (Floating Multiply-Subtract Single)
instruction 206
subtracting 32-bit operands
using fsubs (Floating Subtract Single)
instruction 226
sl (Shift Left) instruction 353
sld (Shift Left Double Word) Instruction 344
sldi extended mnemonic 103
sle (Shift Left Extended) instruction 345
sleq (Shift Left Extended with MQ) instruction 346
sliq (Shift Left Immediate with MQ) instruction 347
slliq (Shift Left Long Immediate with MQ)
instruction 349
sllq (Shift Left Long with MQ) instruction 350
slq (Shift Left with MQ) instruction 352
slw (Shift Left Word) instruction 353
slwi extended mnemonic 100
source files
identifying file names
using .file pseudo-op 460
source language type 5
identifying
using .source pseudo-op 476
source module
identifying a symbol defined in another
using .extern pseudo-op 459
special-purpose registers
changes and field handling 9
copying general-purpose register contents into
using mtspr (Move to Special-Purpose Register)
instruction 298
copying the contents into a general-purpose register
using mfspr (Move from Special-Purpose
Register) instruction 287
extended mnemonics 94
split-field notation 16
square root, reciprocal floating estimate 221
sr (Shift Right) instruction 375
sra (Shift Right Algebraic) instruction 360
srad (Shift Right Algebraic Double Word)
Instruction 355
sradi (Shift Right Algebraic Double Word Immediate)
Instruction 356
srai (Shift Right Algebraic Immediate) instruction 362

```
sraiq (Shift Right Algebraic Immediate with MQ) instruction 357
sraq (Shift Right Algebraic with MQ) instruction 358
sraw (Shift Right Algebraic Word) instruction 360
srawi (Shift Right Algebraic Word Immediate)
instruction 362
srd (Shift Right Double Word) Instruction 363
srdi extended mnemonic 103
sre (Shift Right Extended) instruction 364
srea (Shift Right Extended Algebraic) instruction 366
sreq (Shift Right Extended with MQ) instruction 367
sriq (Shift Right Immediate with MQ) instruction 369
srliq (Shift Right Long Immediate with MQ) instruction 370
srlq (Shift Right Long with MQ) instruction 372
srq (Shift Right with MQ) instruction 373
srw (Shift Right Word) instruction 375
srwi extended mnemonic 100
st (Store) instruction 407
stack
run-time process 62
stack-related system standards 65
statements 28
static blocks
identifying the beginning of using .bs pseudo-op 447
identifying the end of using .es pseudo-op 459
static name
keeping information in the symbol table using .Iglobl pseudo-op 465
stb (Store Byte) instruction 376
stbrx (Store Byte-Reverse Indexed) instruction 408
stbu (Store Byte with Update) instruction 377
stbux (Store Byte with Update Indexed) instruction 378
stbx (Store Byte Indexed) instruction 379
std (Store Double Word) Instruction 380
stdcx. (Store Double Word Conditional Indexed) Instruction 381
stdu (Store Double Word with Update) Instruction 382
stdux (Store Double Word with Update Indexed) Instruction 383
stdx (Store Double Word Indexed) Instruction 384
stfd (Store Floating-Point Double) instruction 385
stfdu (Store Floating-Point Double with Update) instruction 386
stfdux (Store Floating-Point Double with Update Indexed) instruction 387
stfdx (Store Floating-Point Double Indexed) instruction 388
stfiwx (Store Floating-Point as Integer Word Indexed) instruction 389
stfq (Store Floating-Point Quad) instruction 390
stfqu (Store Floating-Point Quad with Update) instruction 391
stfqux (Store Floating-Point Quad with Update Indexed) instruction 392
stfqx (Store Floating-Point Quad Indexed) instruction 393
stfs (Store Floating-Point Single) instruction 394
stfsu (Store Floating-Point Single with Update) instruction 395
stfsux (Store Floating-Point Single with Update Indexed) instruction 396
stfsx (Store Floating-Point Single Indexed) instruction 397
sth (Store Half) instruction 398
sthbrx (Store Half Byte-Reverse Indexed) instruction 399
sthu (Store Half with Update) instruction 400
sthux (Store Half with Update Indexed) instruction 401
sthx (Store Half Indexed) instruction 402
stm (Store Multiple) instruction 403
stmw (Store Multiple Word) instruction 403
storage
synchronize using sync (Synchronize) instruction 426
storage definition
pseudo-ops 442
storage mapping classes 451
stsi (Store String Immediate) instruction 404
stswi (Store String Word Immediate) instruction 404
stswx (Store String Word Indexed) instruction 405
stsx (Store String Indexed) instruction 405
stu (Store with Update) instruction 411
stux (Store with Update Indexed) instruction 412
stw (Store Word) instruction 407
stwbrx (Store Word Byte-Reverse Indexed) instruction 408
stwcx. (Store Word Conditional Indexed) instruction 409
stwu (Store Word with Update) instruction 411
stwux (Store Word with Update Indexed) instruction 412
stwx (Store Word Indexed) instruction 413
stx (Store Indexed) instruction 413
sub[o][.] extended mnemonic 91
subc[0][.] extended mnemonic 91
subf (Subtract From) instruction 414
subfc (Subtract from Carrying) instruction 416
subfe (Subtract from Extended) instruction 418
subfic (Subtract from Immediate Carrying) instruction 420
subfme (Subtract from Minus One Extended) instruction 421
subfze (Subtract from Zero Extended) instruction 423
subi extended mnemonic 91
subic[.] extended mnemonic 91
subis extended mnemonic 91
subroutine
linkage convention 59
svc (Supervisor Call) instruction 425
symbol table
entries for debuggers pseudo-ops 443
keeping information of a static name in the using .Iglobl pseudo-op 465
symbols
associating a hash value with external using .hash pseudo-op 463
constructing 30
```

symbols (continued)
interpreting a cross-reference 58
making globally visible to linker
using .globl pseudo-op 462
setting equal to an expression in type and value
using .set pseudo-op 474
sync (Synchronize) instruction 426
synchronize
using isync (Instruction Synchronize) instruction 230
syntax and semantics
character set 27
comments 30
constants 33
constructing symbols 30
expressions 37
instruction statements 28
labels 29
line format 28
mnemonics 29
null statements 28
operands 30
operators 36
pseudo-operation statements 28
reserved words 27
separator character 29
statements }2

```
```

T
t (Trap) instruction 435
table of contents
defining
using .toc pseudo-op 482
tags
traceback 73
target addresses
branching conditionally to
using bc (Branch Conditional) instruction }13
branching to
using b (Branch) instruction 133
target environment
defining
using .machine pseudo-op 468
indicator flag 4
td (Trap Double Word) Instruction 428
tdi (Trap Double Word Immediate) Instruction 429
ti (Trap Immediate) instruction 436
tlbi (Translation Look-aside Buffer) instruction 430
tlbie (Translation Look-aside Buffer) instruction 430
tlbld (Load Data TLB Entry) instruction 431
tlbli (Load Instruction TLB Entry) instruction 433
tlbsync (Translation Look-Aside Buffer Synchronize)
Instruction 434
TOC
accessing data through 78
intermodule calls using 81
programming the }7
understanding the 77
traceback tags }7
tw (Trap Word) instruction 435
twi (Trap Word Immediate) instruction 436

```

\section*{U}
user register set
POWER family ..... 12
PowerPC ..... 12
W
warning messages 489
new 8
X
xor (XOR) instruction ..... 437
xori (XOR) Immediate) instruction ..... 438
xoril (XOR) Immediate Lower) instruction ..... 438
xoris (XOR Immediate Shift) instruction ..... 439

\section*{Readers' Comments - We'd Like to Hear from You}

\section*{AIX 5L for POWER-based Systems}

Assembler Language Reference
Overall, how satisfied are you with the information in this book?
\begin{tabular}{lccccc} 
& Very Satisfied & Satisfied & Neutral & Dissatisfied & Very Dissatisfied \\
Overall satisfaction & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\)
\end{tabular}

How satisfied are you that the information in this book is:
\begin{tabular}{lccccc} 
& Very Satisfied & Satisfied & Neutral & Dissatisfied & Very Dissatisfied \\
Accurate & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Complete & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Easy to find & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Easy to understand & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Well organized & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Applicable to your tasks & \(\square\) & \(\square\) & \(\square\) & \(\square\) & \(\square\)
\end{tabular}

Please tell us how we can improve this book:

Thank you for your responses. May we contact you?YesNo

When you send comments to IBM, you grant IBM a nonexclusive right to use or distribute your comments in any way it believes appropriate without incurring any obligation to you.

IBM Corporation
Publications Department Internal Zip 9561
11400 Burnet Road
Austin, TX
78758-3493

\section*{}

Printed in U.S.A```


[^0]:    t_data is 30

[^1]:    FRT Specifies target floating-point register for operation.
    FRB Specifies source floating-point register for operation.

[^2]:    \# Assume GPR 3 contains the address of the first source
    \# floating-point value.
    \# Assume GPR 4 contains the address of the target location.

[^3]:    RT Specifies target general-purpose register where result of operation is stored.
    $R A \quad$ Specifies source general-purpose register for EA calculation.

[^4]:    RT Specifies target general-purpose register where result of operation is stored.
    SPR Specifies source special-purpose register for operation.

[^5]:    FXM Specifies field mask.
    RS Specifies source general-purpose register for operation.

